## ACHARYA INSTITUTE OF TECHNOLOGY,

Bangalore



DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING


**NOTES FOR** 

### "BASIC ELECTRONICS"

### (18ELN14/24)



MAMATHA S V Assistant Professor Dept .of ECE



## SEMICONDUCTOR DIDDES AND

#### APPLICATIONS.

Introduction: The term diode indentifies a two-electeode of two terminal device. & A Diode is a two-layer (PN junction) device which factificates conduction in One direction and blocks conduction in other direction. Diode affers a low resistance when folward brased and behaves as a open che when geweise brased. A constant voltage drop occurs across the diode when itte diode is folward brased.

fig: phenomenon at pN-junction.

As shown to fig, PN junction is formed when thin layers of p and N -type semiconductors are joined together that results in the

following phenomenon.

- \* The majdity holes from p-fide deffuse into N-fid and vice verpa.
- \* Recombination of electrons and holes in a narrow Region on both sides of the junction repulte in uncovered fixed positive ions on N-side and fixed negative ions on P-sides.
- \* This is the Depletion region where no free elected and holes present

- \*The electric field per up by the positive and negative ions prevents further flow of electrons and holes.
- + The electric field causes the movement of minority Carriers in opposite direction that provides a minority carrier drift whent.
- \* In steady state there is no net wearnt flow across the junction.

The simplified diagram of an open inclust pN junction deade as shown in fig below, where vo is the constant potential. The p-side terminal is called anode and the N-side terminal is the cathode





fig: An open circuited PN Junction.

### PN-Junction Diode:

PN jurchen Diode hap a ability to permit a current flow when it floward biaped and it blocks the current flow when it is severe brazed hence it can be used as the "Switch".

The Switch is said to be 'ON' when it is flow brased and 'OFF' when it is reverse brased. It is provided with the copper wire connecting leads becomes an electionic device known as a Drode. The circuit symbol of pN-junction drode and cht symbol in the fig below.






fig: AN Junction Diode.

fig: Diode ciemit symbol.

The circuit symbol of a deode is an arrowhead and a bar. The arrowhead Indicates the flow desections of the arrivent when it is forward biased.

A PN junction diode can be destroyed by a high level of forward current overheating the device. It can also distarged by a large reverse voltage causing the junction to breakdown. In general, physically large diodes paps the largest currents and survive the largest reverse voltages. We can classify PN junction diodes as low current, medium current and High current Diodes.

The low current device may be of size 0.3cm long, the cathode is usually denoted by a colorised band, and is capable of passing a maximum current of 100mA (75V).

The medizion warent diode can pass a followood warent of about 400mA and survive over 2000. of reverse voltage. The anode and cathode terminals are indicated by a diode symbol on the side of the Diode.

High misent deodes of power deodes can pass forward misente of many amperes and can purvive several hundred volle of reverse beap.

tow unent and medirem uneent diodes are usually morinted by soldering the connecting leads to terminals. Power dissipated in the device is carried away by airs conkections and by heat conduction along the connecting leads. Air convection is inadequate in power diodes hence these diodes are designed for mechanically connecting to metal heat sink.

Biaking: Applying External voltage to any electronic component à called Biaking. PN Junction Can be Operated in three modes. is unbiaked pN Junction of forward Biaked pN Junction it Reverse Biaked PN Junction.

Forward Biasing of PN Junction Forward Characteristics of PN Junction.

A positive bias vlg is applied to the p-side and the negative bias vlg is applied to the N-side of the PN Junchon is called Forward Biasing.

In p-side holes are the majority carriers and in the N-side electrons are the majority carriers. As the holes on the p-side are trely charged particles they are repelled from the positive bias voltage.

Forward characteristics is plot of forward voltage. (VF) versus forward current (IF). From these weves we see that the little forward werent flows until VF Exceeds the junction barrier potential 0.3 for Ge and 0.7 for Si

Withe the increase in VF towards the knee characteristics. the poorrier potential gradually reduced Beyond the knee voltage the poorrier voltage is fully overcome and IF increases with increases in VF and thus thes behaviour of plocking is termed as resistance. The forward biased PN junction is said to be provide low resistance.

Forward Resistance (at point 9) for sikcon.

$$R_{f} = \frac{0.7V}{2000A} = 350hmg.$$

Forward Presiptance (at point p) for Germanium.  $R_f = \frac{0.3V}{dom A} = 15$  ohms.

Re is not used in practise. Id, the ac repistance & the dynamic repistance of the junction is used. and it can be calculated as

$$\mathcal{X}d = \frac{1}{\operatorname{slope} q} \quad \begin{array}{l} \text{forward characteristic beyond} \\ -\text{the gree voltage} \end{array}$$

and are forced to move towards the junction. 111 y the electrons on N-Ride are repelled by the Application of the -ve bias voltage and are move towards the junction. Due to this the depletion region is narrower down, and also the barrier potential is reduced as shown in feg @.

As the applied voltage is increased from 'o' the parrier potential gets gadually too small and becomes disappeared and the charge carriers readily more from p to N and N to p freely Thus the werent flows and the junction is forward brased




fig D, for the pelicon and Germanium

semiconductors

Forward characteristics is plot of forward voltage (VF) versus forward current (SF). From these waves we see that the little forward werent flows until VF Breeds the junction barrier potential 0.3 for Ge and 0.7 for Si

With the the increase in VF towards the knee characteristics. the porrier potential gradually reduced Beyond the knee voltage the porrier voltage is fully overcome and IF increases with increases in VF and thus these behaviore of plocking is termed as registance. The forward biased PN junction is said to be provide low resistance.

Forward Repistance (at point 9) for sekcon.

 $R_f = \frac{0.7V}{2000A} = 350hms.$ 

Forward Presistance (at point p) for Germanium.  $R_f = \frac{0.3V}{dom A} = 15$  ohms.

Re is not used in practise. I.d. the ac represtance & the dynamic resistance of the junction is used. and it can be calculated as

$$\frac{d}{d} = \frac{1}{\frac{\Delta IF}{\Delta V_{F}}} = \frac{1}{\frac{\Delta V_{F}}{\Delta V_{F}}} = \frac{1}{\frac{\Delta V_{F}}{\Delta V_{F}}}$$

# Reverse Brazing of pN Junction Reverse


Characteristic of pN Junction.

A positive bias vig is applied to the N-Nide and the negative bias vig is applied to the p-side of the pN junction is called Reverse Brasing.

On application of an external bios inertive vlq to the N-side and we to the p-side. Election from the N-side are attracted to the bias terminal and holes from the p-side are attracted to the we terminal. As a result of this, the depletion region is widered and the bassier potential is threesed by the magnetude of the applied voltage. Dute to the increase in basever potential and the Resultant electric field. It is not possible for the majority current to flow awass the junction and the junction is said to be reverse brazed as shown in fig @.

Widered Bepletion region. Widered Bepletion region. Peoles N eoles N eo

Scanned by CamScanner



Reverse Bras characteristic is the plot of Reverse Voltage (VR) versus Reverse current (JR). Reverse Bras Characteristics for si and ge is ashown in tig D & O Lespectively.

A Small reverse brax voltage & enough to pull across the available minority caesies across the junction. When all the minority charge carriers have copped over, further increase in bias voltage will not increase the warnt. This is called Reverse saturation current (Is).

The Reverse saturation current (Is) is very much smaller than the followed current (IF). i.e Is is negligible composed to IF. Hence a reverse biased diode inay be considered as open pointch.

At porr koular value of Reverse vig. the severe outernt suddenly shoot up, resulting in overheating and the deode is said to be in the "Breakdown region"

Scanned by CamScanner

The breakdown voltage for sition pN junction is about Sov and for germanizem pN junction is about 60V as Shown in fig @ and @.

From the reverse characteristics. we can find the Reverse resistance as below.

for St. VR= SOV, IS=LOONA

Reverse Resistance, Ro = VR = 50V = 50M.D.

The Diode Current Equation:

The General characteristics of the PN Junction are defined by the following Diode current Equation.  $\boxed{I = I_0 \left[ e^{\frac{1}{7}N} - I \right]}$ 

where, 
$$I = Diade cuarent$$
  
 $T_0 = Reverse Saturation unevent$   
 $V = Applied voltage$   
 $\eta = Constant$ ;  $\eta = 2$  for  $Si$ ,  $\eta = 1$  for  $Ge$ .  
 $V_T = volt equivalent g temperature = \frac{T}{11600}$   
At room temperature  $T = 300^{\circ} K$  :  $V_T = \frac{300^{\circ} K}{11600}$ 

From the forward characteristics it is observed that forward whent is zero up to a certain forward vlg`vir. This vlg is called as "<u>cut-in voltage</u>. It is the vlg at which the diode start conducting. As the voltage is indeased beyond the cut-in vlg Vs. the current indeases scapidly. The cut-in vlg is sometimes called "effort vlg" & "breat point vlg" of "threshold vlg".

cut in vig differs for different semiconductor material and different method of fabrication. At 200m temperature, the cut in vig for Ge is 0.2 and for selecon it is about 0.64.

The Diode autent Equation for Reverse Bras. eve ver is Ð Reverse braze of PN junction

Scanned by CamScanner

Variable reverse blas voltage is applied accoss the pN jusction didde as shown in fig. The Didde current equation is

$$I = I_0 \left[ \frac{v}{nv_T} - 1 \right]$$

when the severe of negative vig is applied alongs the diode. V is negative and  $I = I_R$  and when  $V \gg V_T$  is negative and  $I = I_R$  and

$$e^{-v/\eta V_T} = \frac{1}{e^{V/\eta V_T}} \ll 2$$

Hence, the above current diode equation reduces to  $I_R = -I_0$ 

The above equation shows that the unkent is constant and is independent of the applied severe bras. when the Reverse vig is increased to VRB, breat down occurs.

Note: The Diode current equation is not applicable during Break down.

Examples:

1) For a sikcon diode at a working temperature of 25°C the forward voltage applied across the diode is 0.5V. Determine its forward current if the reverse saturation current is 10nA.

Soln: Forward werent. IF = Io [ envi 1]

Given: 
$$I_0 = Reverse saturation current = 10nA = 10x10^9A.$$
  
 $V = forward voltage across the diode = 0.5V$   
 $T = 25^{\circ}c = 25+273 = 298^{\circ}5.$   
 $\therefore V_{\pm} = \frac{T^2}{2} = \frac{298}{25.68mV.}$ 

Scanned by CamScanner

(6)


$$\gamma = 2$$
 for Ritcon.  
 $I_F = 10 \times 10^9 \left[ e^{\frac{0.5}{8 \times 2.5 \times 10^3}} - 1 \right]$   
 $I_F = 0.169 \text{ mA}$ 

2) A Germanium diode draws 40mA with a flward bias of 0.25v. The junction is at room tempulative of 293K calculate the Reverse saturation current. Take n=1

<u>Soln</u>: Given:  $I_F = 40mA$  V = 0.25V T = 2.93 K  $\eta = 1$  $V_T = \frac{293}{1600} = 0.025$ 

$$\begin{split} \overline{I}_{F} &= \overline{I}_{\delta} \left[ \frac{\overline{e^{\gamma_{W_{T}}}}}{\overline{e^{\gamma_{W_{T}}}}} \right] \\ \overline{I}_{\delta} &= \frac{\overline{I}_{F}}{\sqrt{\gamma_{W_{T}}}} \\ &= \frac{\sqrt{\gamma_{W_{T}}}}{\frac{\sqrt{\gamma_{W_{T}}}}{\frac{\sqrt{\gamma_{W_{T}}}}{\frac{\sqrt{\gamma_{W_{T}}}}{\frac{\sqrt{\gamma_{W_{T}}}}{\frac{\sqrt{\gamma_{W_{T}}}}{\frac{\sqrt{\gamma_{W}}}{\frac{\gamma_{W}}}{\frac{\sqrt{\gamma_{W}}}{\frac{\gamma_{W}}}{\frac{\gamma_{W}}{\frac{\gamma_{W}}}{\frac{\gamma_{W}}}{\frac{\gamma_{W}}}{\frac{\gamma_{W}}{\frac{\gamma_{W}}}{\frac{\gamma_{W}}}{\frac{\gamma_{W}}}{\frac{\gamma_{W}}}{\frac{\gamma_{W}}}{\frac{\gamma_{W}}{\frac{\gamma_{W}}}{\frac{\gamma_{W}}}{\frac{\gamma_{W}}}{\frac{\gamma_{W}}}{\frac{\gamma_{W}}{\frac{\gamma_{W}}}{\frac{\gamma_{W}}}{\frac{\gamma_{W}}}{\frac{\gamma_{W}}}{\frac{\gamma_{W}}{\frac{\gamma_{W}}}{\frac{\gamma_{W}}}{\frac{\gamma_{W}}}{\frac{\gamma_{W}}}{\frac{\gamma_{W}}}{\frac{\gamma_{W}}}{\frac{\gamma_{W}}}{\frac{\gamma_{$$

Ideal Diode Characteristics: [Ideal Diode Approximation]. An ideal diode is one which has following characterister by The cut-in voltage is zero, since there is no barrier potential. any small forward braz voltage causes conduction through the devices. If The followed resistance is zero. If The Reverse resistance is reco. The Reverse resistance is reco. The Diale readily conducts when it is forward brazed and it blocts conduction when it is presed brazed The reverse saturation current is zero.



An ideal diade acts as a prosten. An ordinary proster has zero registance when it is closed and infinite resistance when it is open. The switch is said to be close when it is foperand brazed and prosted is said to be open when it a reverse prased.

# Diode Approximations.

In practice an ideal diode does not exist, there are many applications where diodes can be assumed to be near ideal devices.

### Second Approximation:

Diodes are assumed to be nearly ideal for setuations which require exact values & load current and load vlg but ideal diodes does not exist in practical cituations. Hence we assume the second approximation model In this we consider vg deop of schicon 0.7v and gamanium as 0.3v. Constant vig source og 0.7v de 0.3v is assumed to be in series with Ideal diode. as shown in fig.

A H H X Jdeal diade. The VE VE VE ₩1,0.3V WIR. fig: Second approximation. fig: Approximate characteristices for

Scanned by CamScanner

# Third Approximation: Piecewise Linear characteristics.

when the faward characteristic & a diode is not available we may represent the device as a piecewise lenears model and A-straight-line approximation Called the precewire Linear characteriptic.

To construct the piecewise linear characteriptic. VE is fight marked on the horizontal axis, as shown in fig. - then starting at VF. a straight line is drawn with a plope equal to the diade dynamic resistance.  $(MA) \left( (V + \Delta V_F) \right)^B$ 




fig: Third Approximation Cht.

0.204 0.6A tig: precewise Linear characteristics of a diode.

Drade Appres

12.0 80


40

ex: construct the piecewise - kinear characteristic for a pekcon deode that has a 0.45, Dynamic resistance and a 200mA naximum forward current Given: VF= 0.7V., od= 0.4.2, IF (max)= 200 mA. Vr = V IExag 1 - 100 B. = 200mA x 0.4 AV = 0.08V Point A at VF=0.7. and point B at IF = 200MA. Draw a pleaight line


Examples:

6

i) A selecon d'ode is used in the circuit as Shown in fig. Calculate Diode merent.



» For the Diade ciecuit, Determine Ip & Vo using approximation model.



Applying KVL,  $5 = 0.7 + 2.2 \times 10^3 I_D$ .  $I_D = \frac{5 - 0.7}{2.2 \times 10^3} = 1.954 \text{ mA}.$ 

Vo is the voltage access the 2.25 repiptor.

$$V_{0} = 2 \cdot 2 \times 10^{3} \times 1 \cdot 95 \times 10^{3}$$

$$V_{0} = 4 \cdot 29V. = 4 \cdot 3V$$

$$V_{0} = 5V - 0 \cdot 7 = 4 \cdot 7V$$

$$V_{0} = 5V - 0 \cdot 7 = 4 \cdot 7V$$

$$V_{0} = 5V - 0 \cdot 7 = 4 \cdot 7V$$

$$V_{0} = 5V - 0 \cdot 7 = 4 \cdot 7V$$

$$V_{0} = 5V - 0 \cdot 7 = 4 \cdot 7V$$

$$V_{0} = 5V - 0 \cdot 7 = 4 \cdot 7V$$

$$V_{0} = 5V - 0 \cdot 7 = 4 \cdot 7V$$

$$V_{0} = 5V - 0 \cdot 7 = 4 \cdot 7V$$

$$V_{0} = 5V - 0 \cdot 7 = 4 \cdot 7V$$

$$V_{0} = 5V - 0 \cdot 7 = 4 \cdot 7V$$

$$V_{0} = 5V - 0 \cdot 7 = 4 \cdot 7V$$

$$V_{0} = 5V - 0 \cdot 7 = 4 \cdot 7V$$

$$V_{0} = 5V - 0 \cdot 7 = 4 \cdot 7V$$

$$V_{0} = 5V - 0 \cdot 7 = 4 \cdot 7V$$

$$V_{0} = 5V - 0 \cdot 7 = 4 \cdot 7V$$

$$V_{0} = 5V - 0 \cdot 7 = 4 \cdot 7V$$

$$V_{0} = 5V - 0 \cdot 7 = 4 \cdot 7V$$

$$V_{0} = 5V - 0 \cdot 7 = 4 \cdot 7V$$

$$V_{0} = 5V - 0 \cdot 7 = 4 \cdot 7V$$

$$V_{0} = 5V - 0 \cdot 7 = 4 \cdot 7V$$

$$V_{0} = 5V - 0 \cdot 7 = 4 \cdot 7V$$


Applying KVL,  $8V = 1 \cdot 2 \cdot 5 \times I_D + 4 \cdot 7 \times I_D + 0 \cdot 7$ .  $8V = I_D (1 \cdot 2 \cdot 5 + 4 \cdot 7 \cdot 5) + 0 \cdot 7$  $I_D = \frac{8 - 0 \cdot 7}{(1 \cdot 2 + 4 \cdot 7) \times 10^3} = \frac{7 \cdot 3}{5 \cdot 9 \times 10^3}$ 

ID = 1-237MA


Olp voltage vo pr the vlg drop accord the repristor 4.7K and drop arrough the diode.

$$V_{0} = I_{0} \times 4.7 K + 0.7$$
  
= 1-237×10<sup>3</sup>×4.7×10<sup>3</sup>+0.7  
 $V_{0} = 6.51 V$ 

3) For the Diode chts shown in fig. Find the value of I. Use approximate model of the diode.




<u>solnio</u>) The si deode is reverse brazed by 12V, so it does not conduct.




D'The voltage accoss the diode branch is low which is independent of resiston 10.92.

Therefore, 
$$I = \frac{20 - 0.4}{20} = \frac{19.3}{20}$$



Scanned by CamScanner

For the deade the shown determine VOR ID.



- Vo. Soln: The given we wit SAGE SMORE COntains mucht pource. convert the undert source into voltage ponse in peries with the registance.

V = 10×103× 2 5×10

V= OEV.

C)


Replacing wavent source by vig ponsie the circuit " will be > any with

Applying KVL. 25 = 2.5×10 × ID+0.7+1.25×10×ID TD = 05-0.7 (0.5+1.25) ×103 ID= 6.48MA

output vlg will be the deop accors the sexistor 1-25K. .. Vo= 1-25KxJD

No- 8.1V

Determine the Drode wegens and the output vig. for the circuits shown in fig.




olp voltage vo is the Defference blue the applied voltage applied and the vig deop accoss the 6.5%.

b) Si 4.5K  $12\sqrt{V_{01}}$  Vor Determine Vor & Vor for the  $\frac{1}{2\sqrt{V_{01}}}$   $\frac{1}{\sqrt{Q_2}}$   $\frac{1}{\sqrt{Q_2}}}$   $\frac{1}{\sqrt{Q_2}}$   $\frac{1}{\sqrt{Q_2}}$   $\frac{1}{\sqrt{Q_2}}}$   $\frac{1}{\sqrt{Q_2}}$   $\frac{1}{\sqrt{Q_2}}$ 

 $\therefore$  I= <u>12-0.3</u> = **1**.7 MA. Vo=1Kx11.7m=11.7 ·· Vo= 11.7V

=> Determine Vo for the negative logic OR gate.



The output will be Vo= -4.3V (high of negative logic) for input - 5V and the autput will be zero (low) if the inputs are zero.


8) Determine Vo for negative logic AND gate as shown In \$9. Soln: The lower diode will conduct

-5V Vo=OV. If both the inputs are ov, both -ovo diodes conduct Vo=OV(LOW, 0). If -1both inpute one -5v, both diodes J-5v do not conduct, Vo=-5v (high 1) - 5V = high and ov = low, o.

This is negative AND.

0V\_\_\_\_

of Determine the Dynamic Resistance at for word waren's of tomA for the diode characteristics given as Shown in fig.



Scanned by CamScanner

Series registance, the power digging ation in the junction can be kept constant to a level that will not destroy the device. In this case the diode may be operated in the reverse breakdown. Diodes designed for this operation is reverse breakdown are found to have a breakdown vig that remains extremely stable over a wide range of werent levels. This property gives the breakdown diodes of are also called as <u>Kener Diodes</u>.

These are two mechanisms that cause breatdown in a reverse brazed prijunction. It Avalanche breat down. It Avalanche breat down.

Avalanche Breakdown: when the breakdown voltage is greater than 60, the electrons in the reverse saturation current can be given enough energy to diplodge other electrons when they strike atoms in the depletion region. This phenomenon is known as ionization by collision. When these electrons freed in this way collide with other atoms they release more flee electrons, producing a chain or avalanche effect.

<u>Kener Breakdown</u>: When a diode is heavily doped, the depletion layer becomes very narrow. Because of this, the electric field across the depletion layer becomes very narrow. Because of this. The electric field across the depletion region is very interve. The field strength is strong enough to disladge electrics from their

Valence orbits. The Reakon of the elections in this manner is known as <u>kener effect</u>.

Even though zener and avalanche are two different breakdown mechanizmy. The term zener deode is used appleed to all breakdown diodes.

#### Carcuit Symbol:

The circuit symbol for zener drode is some as that of the ordinary diode but cathode bar it approximately in the shape of letter Z

The arrowhead on the symbol indicates the filow of direction of forward current. Voltage deep Vz is positive on the cathode and negative on the anode.

Anode N Calhode Negative popitive terminal -terminal for for zener Operation. Xener Operation fig: unir Symbol.

Zence Diode as a Voltage Regulator

Voltage Regulators are the devices used to maintain Constant Voltage accoss load despite of fluctuations in the input voltage and load currents.

The zener diode in its reverse bias &lgion is widely used as a voltage regulator as ir continues to operate till the magnitude of current becomes less than Iz(min) The typical zener voltage regulator as shown in fig:




fig: Zener diode as a Voltage Regulator The zener deode of breakdown Voltage Vz is connected to the input supply in reverse direction. For all the values of when within the breakdown region, the vig access the deode will remain fixed at Vz. giving Constant

Supply accoss the load. The Refistance Rs controls the current flowing in the circuit.

Caseiz: when there is no load connected [IL=0].

The warent flowing in the circuit entactly posses through zeres deade. The Deade dissipates maximum power thus utmost care must be taken while selecting the series resistor so as to maintain the power dissipation within the large of maximum power dissipating capability of the deade. <u>Capeling When the load resistance R is connected</u> across the diade

Since the deode is porralled to the 40nd the vig anors the load is equal to the Vz. The Zener werent must always be above Filmer). The Voltage regulation Can be done through two techniques & Line Regulation. It hoad Regulation.

that load statistic ve long

1. Line Regulation:

In this case serves resistance and load resistance are kept constant and it is assumed that all the variation in the voltage arise due to fluctuations in input power supply. The regulated output voltage is achieved for input voltage above certain minimum level. The percentage of regulation is given by.

where, vo is the output vlg.

Ven is the input vig.

Avo is the charge in the output voltage for a particular charge in input voltage Avin.

2. Load Regulation:

In this, the input voltage is fixed while the load resistance is varied. The output voltage is obtained as long as the load resistance is maintained above a minimum Value. The percentage of regulation is given by.

VNOLOAD - VFUII Load VFull load

and the star  $= \frac{V_{NL} - V_{FL}}{V_{FL}} \chi \log \theta$ 

where,

10 och

VNL = Voltage accoss the diode when no load is applied VFL = Full load resistor voltage

Difference between Avalanche Break down &

Zener Breakdown.

Avalanche Breakdown	Zener Breakdown.
17 Take place in lightly doped deodes	to Take place in heavily doped diodes.
et occurs at higher reverse voltage	& occurs at lower reverse voltages.
Carrier multiplication is present	37 carrier multiplication is not present.
H) It desteays the junction	H} It will not destady the junction
5> Depletion region is wider	5) Depletion region is small
67 It is gradual	67 It is phase and pudden.
FORMU	LAE
17 O/p vlg $V_0 = Zener Vlg V_Z$ i-e $V_0 = V_Z$ a) current in the current is $I = I_L + I_Z$	=+> i> Rmin = $\frac{V_{i}C_{max}-V_{o}}{I_{a}(max)+I_{u}}$ i> Rmax = $\frac{V_{i}(min)-V_{o}}{I_{a}(min)-V_{o}}$
3) zener warent, Iz = I.	$-I_{L} = \frac{V_{o}}{I_{L}}$
$H_{7} = IR + V_{0}$ $S = \frac{V_{0} - V_{0}}{R}$	$\frac{1}{I_L}$ $\frac{1}{P_Z(max)} = \frac{1}{I_Z(max)} \frac{V_Z}{V_Z}$ $\frac{10}{I_Z(max)} = \frac{P_Z(max)}{V_Z}$
$\frac{6}{R} = \frac{V_{i} - V_{o}}{I_{z} + I_{L}}$	Vz.

Scanned by CamScanner

3

1) For 
$$Vi(min) \in I_{Z} = I_{Z}(min)$$
  
 $I = T_{Z}(min) + I_{L}$   
 $\therefore Vi(min) = JR + V_{0}$   
12) For  $Vi(max) : I_{Z} = I_{Z}(max)$   
 $I = I_{Z}(max) + I_{L}$   
 $Vi(max) = IR + V_{0}$   
Paoblems:  
1) For the circuit as shown in fig. tenes dicode  
 $a connected accops the loadd
a) For  $R_{L} = 1805$ . delimine all currents 8 voltages  
b) Repeat part (a) for  $R_{L} = 4505$   
chind the minimum value  $GR_{L}$  for the zener  
 $J_{0}$  be in on ptate.  
 $M$ ,  $I = S_{Z} + I_{L}$  ,  $V_{0} = V_{Z}$   
 $T_{Z} = 0 \Rightarrow T_{L} = I$   
then,  $T_{L} = \frac{20}{200 + 180}$   
 $T_{L} = \frac{52 \cdot 6mR}{200 + 82}$   
 $V_{Z} = V_{L} = 20 - (Roo x 52 \cdot 6x \cdot 10^{2}) = 9 + 48 < 10x$   
 $R_{L} = 450$ .  
 $I = \frac{20-10}{200} = 500R$   
 $V_{L} = V_{Z} = 10$ .  
 $I = \frac{V_{0}}{R_{L}} = \frac{10}{450} = 22 \cdot 2mR$   
 $T_{Z} = 50 - 22 \cdot 2$   
 $R_{Z} = 27 + 8xio = 248 min$$ 

(a) When the zeries draws maximum power.  

$$I_{\lambda} = \frac{360}{10} = 35 \text{ m A}.$$

$$I_{\lambda} = \frac{360}{10} = 35 \text{ m A}.$$

$$I_{\lambda} = \frac{360}{10} = 35 \text{ m A}.$$

$$I_{\lambda} = I = I_{-1}I_{z} = 50 - 2.5 = 15 \text{ m A}.$$

$$R_{L} = \frac{10}{15 \times 10^{3}} = 663 \Omega.$$
(b)  $I_{\chi} = 0 \text{ (just to on state)}$ 

$$I = 50 \text{ m A} = I_{L}$$

$$V_{L} = V_{Z} = 10V$$

$$R_{L} = \frac{10}{50 \times 10^{3}} = 200\Omega.$$
(c) Determine the sange of V. which zeries diode conduct.  
Given:  $R = 220\Omega$ 

$$R_{L} = 1 - 25 \text{ K}$$

$$V_{Z} = 20V$$

$$R_{\chi} = 1 - 20 \text{ m M}.$$

$$I = I_{L} = \frac{20}{1025 \times 10^{5}} = 16 \text{ m A}.$$

$$V_{L} = 20 \text{ V}. \quad I_{\chi} = 0.$$
(f)  $V_{\chi} = 20 \text{ V}. \quad I_{\chi} = 0.$ 

$$I = I_{L} = \frac{20}{1025 \times 10^{5}} = 16 \text{ m A}.$$

$$V_{L} = 1200 \text{ m M}.$$

$$I_{L} = 16 \text{ m A}.$$

$$I_{L} = 20 + 16 \text{ m A} = 316 \text{ m A}.$$

$$I_{L} = 16 \text{ m A}.$$

$$I_{L} = 10000 \text{ m A}.$$

$$I_{L} = 1000$$

For input voltage from 23.52 V to 36.72 V. VL Will remain constant at 20 V.

3) For the network shown in fig. determine The range of RL<IL that will regult in VR, being mentained at LOV. Also determine wattage rating of diode.

$$\begin{array}{cccc} \underline{Given}: & R=115 & & & & & & & \\ Vin = 50V. & & & & & \\ Izlmin] = 32mA & & & & & \\ V_2 = 10V. & & & & & \\ V_2 = 10V. & & & & \\ Izlmin] = 32mA & & & \\ \end{array}$$

Value & RL. that will turn zerer deode on.

$$R_{Lmin} = \frac{R.V_2}{V_1 - V_2} \left[ voltage divide_] \right]$$

120 9 2 44

Voltage accoss R, i.e.  $V_R = V_1 - V_2 = 50 - 10 = 40 V.$ 

$$\frac{L}{R} = \frac{40}{1000} = 40 \text{ mA}.$$

ILLMAN = I - IZ(MAR) = 8MA.

$$R_{L} \max = \frac{V_2}{I_z(\min)} = \frac{10}{8m} = 1.2K\Omega$$

$$Pmax = V_T I_Z = 320mb$$

A

4) Design a Xere regulator to meet the following  
speer is cations.  
b old vile to est load whent tome.  
cation is zeree power, 
$$P_2(max) = 500 \text{ mw}$$
.  $J_2(min) = 5 \text{ me}$ .  
cation is the value of  $P_2(max) = 500 \text{ mw}$ .  
 $J_2 = 100 \text{ me} \text{ Treas} = 500 \text{ mw}$ .  
 $J_1 = 100 \text{ me} \text{ Treas} = 500 \text{ mw}$ .  
 $J_1 = 100 \text{ me} \text{ Treas} = 500 \text{ mw}$ .  
 $J_1 = 100 \text{ me} \text{ Treas} = 500 \text{ mw}$ .  
 $J_1 = 100 \text{ me} \text{ Treas} = 500 \text{ mw}$ .  
 $J_1 = 100 \text{ me} \text{ Treas} = 500 \text{ mw}$ .  
 $J_1 = 100 \text{ me} \text{ Treas} = 130 \text{ me} \text{ mw}$ .  
 $V_1(max) = 15 - 2 = 130 \text{ me} \text{ mw}$ .  
 $V_1(max) = 15 - 2 = 130 \text{ me} \text{ mw}$ .  
 $V_1(max) = 15 + 2 = 170 \text{ me} \text{ me} \text{ mw}$ .  
 $V_1(max) = 15 + 2 = 170 \text{ me} \text{ me} \text{ mw}$ .  
 $V_1(max) = 15 + 2 = 170 \text{ me} \text{ me} \text{ mw}$ .  
 $V_1(max) = 15 + 2 = 170 \text{ me} \text{ m} \text$ 

 $I = J_{k} + I_{z}$  = 90 + 20 = 30 mA.  $J = \frac{V_{i}^{*} - V_{0}}{R} \implies R = \frac{V_{i} - V_{0}}{I} = \frac{16 - 10}{30 \times 15^{3}}$   $R = 200\Omega$ 

6) A 10V zenes is connected for voltage regulator as shown in fig. If the load current is 6mA. find I & Iz.

R = 1K  $V_{0} = J_{L}R_{L}$   $V_{0} = 6 \times 10^{3} \times 1 \times 10^{3} = 6V.$   $V_{1} = V_{0} = 6V.$   $V_{2} = 6V.$   $I_{2} = 0 \quad X \quad I = 6 \text{ mA.}$   $I = I_{L} + I_{2} = 6 \text{ mA.}$ 

Since diode is in parallel with RL. the device is low zenes. it cannot conduct and is open.

= Deve what range of input vig will the zerve circuit phown in fique maintain 300 across 2002 load assuming that series resistance R= 2005 and -the zerve current raking is 25mA.

it The minimum slp vlg is required will be when Iz=0 and I=IL

$$\frac{\Gamma_{L}}{R_{L}} = \frac{30}{2K} = 15 \text{mA.}$$

$$\left[\Gamma_{L} = 15 \text{mA.}\right]$$

: Minimum Jp Vlg = V0+JR = 30+ (15×10×200)

when  $S_{Z} = Max$ . i.e.  $I_{Z} = 25mA$ .  $I = I_{L} + J_{Z} = 15 + 25m = 40mA$ .

$$\begin{array}{l} \text{Maximum Illy Vlg} = V_0 + JR \\ = 30 + (40 \times 10^3) \times 200 \\ \hline V_{11} \text{Max} = 38 \text{V} \end{array}$$

: input voltage range is 33V to 38V to get sov. 6) A zener diode shown in tig has  $V_{z}=18V$  The vig areas the load stays at 18V as long as  $I_{z}$  is maintained blw 200mA and 2A. Find the value of Staies resistance so that Vo remains 18V while the input voltage V; is free to vary from sov to sov.  $V_{z}=18V$  R=?  $V_{z}=18V$  R=

G

 $I_X(min) = 200 \text{ mA}$  when  $V_1(min) = 22V$ . · IL remain unchanged -1  $I_L = \frac{V_0}{R_L} = \frac{18V}{18\Omega} = 1A = 1000 \text{ MA}.$ R= Vin-Vo = 22-18 Iz+IL (200+1000)×103 - piter of E round to the R= 3.332 9) Design a Zener Regulator for the given specification 17 SIP DC IS IOV ± 2V a) ofp requirements are 54, 20mA. 3) Assume Izimin) = 5 mA. Izimax) = 80mA. Given: VZ=Vo=5V V = 12 V AVE TRADATION I= 20mA Iz= 5mA when V2n= 10-2V=8V Iz=80MA when Vin=10+2=12V. \* IL= 20MA and voltage across the load No=5V. The load weekner stays constant i.e  $T_L = \frac{V_0}{R_L} \Rightarrow R_L = \frac{5}{20MA} = 250\Omega$ Saies Resiptance  $R = \frac{V_{in} - V_0}{2} = \frac{8 - 5}{2}$  $\frac{1}{J_{z}(min) + J_{z}} = \frac{3 - 5}{(5 + 20) \times 10^{3}} = \frac{3}{25 \times 10^{3}}$ R= 1202 S - 9 10% Design a zener Regulator for the given ppecification is old Nd = EN as IT = 10MA 3> bx(max) = 400mw Hy slp vlg = lov t 2v

Solit: Given: 
$$V_0 = V_Z = 5V$$
  
 $\Gamma_L = 10mR$   
 $V_1(min) = 10-2 = 8V$   
 $V_1(max) = 10+2 = 15V.$   
 $R_L = \frac{V_0}{J_L} = \frac{5}{10 \times 10^3} = 0.55K$   
 $R_L = 500.9$   
Max zener current.  $J_Z(max) = \frac{100mW}{5V} = 80mR$   
Minimum Slp vlg sequired when  $T_Z = 0$   
 $T = T_L = 10mR.$   
 $V_1(min) = 10-2 = 8V$   
 $V_1(mix) = 10+2 = 12V$   
 $V_1(mix) = 10+2 = 12V$   
 $Rmax = \frac{V_L(min)-V_0}{10+0} = \frac{8-5}{10mR} = 300S.$   
 $T = T = T < R < 300S$  is quit voised for providing  
a SAV stabilized supply is a variable load.  $T_B$   
the input voltage is  $32V$ . (alulate  
is The value q serier Seriptione sequired  
 $IV$  Diade unsent when the load is 1200S and  
 $R = 400S.$   
 $V = \frac{V_L - V_Z}{T_Z + T_L}$ 

$$I_{L} & R_{L} \quad \text{is not given . So } I_{L}=0$$

$$\therefore R = \frac{V_{tn} - V_{2}}{I_{Z}(\max)}$$

$$R = \frac{V_{tn} - V_{2}}{I_{Z}(\max)}$$

$$R = \frac{V_{tn} - V_{2}}{V_{X}}$$

$$R = \frac{V_{tn} - V_{2}}{V_{X}}$$

$$R = \frac{V_{tn} - V_{2}}{V_{X}} = \frac{W_{1}}{W}$$

$$R = \frac{32V - 24V}{26mA} = 22\Omega$$

$$R = \frac{32V - 24V}{26mA} = 22\Omega$$

$$R = \frac{32V - 24V}{26mA} = 20MA.$$

$$I = \frac{V_{tn} - V_{0}}{R_{L}} = \frac{32V - 20}{400\Omega} = 20MA.$$

$$I = \frac{V_{tn} - V_{0}}{R} = \frac{32V - 20}{400\Omega} = 20MA.$$

$$I = I_{Z} + I_{L}$$

$$I_{Z} = I - I_{L} = 20 - 20 = 0 \Rightarrow I_{X} = 0$$
when  $R_{L} = 1200\Omega$ . Werent  $I_{X} = 0A.$ 

$$R = 1200\Omega$$

$$V = 5V \quad SV \quad I_{L} = 20MA \quad SV = 500MO$$

$$V = 5V \quad V_{Z} = 5V, \quad I_{L} = 20MA.$$

$$R_{L} = \frac{V_{0}}{V_{0}} = \frac{5V}{20MA} = 250M$$

(\*)  
d: 
$$J_{x}(max) = \frac{P_{x}(max)}{V_{x}} = \frac{600 \text{ mW}}{5 \text{ v}} = 100 \text{ me}.$$
  
d:  $J_{x}(max) = \frac{15 \text{ V} - 5 \text{ V}}{5 \text{ L}(max) + J_{L}(max)} = \frac{15 \text{ V} - 5 \text{ V}}{100 \text{ m} + 20 \text{ m}}$   
 $\frac{14}{20 \text{ m}} = \frac{15 \text{ V} - 5 \text{ V}}{5 \text{ L}(max) + J_{L}(max)} = \frac{15 \text{ V} - 5 \text{ V}}{100 \text{ m} + 20 \text{ m}}$   
 $\frac{14}{20 \text{ m}} = \frac{15 \text{ V} - 5 \text{ V}}{5 \text{ L}(max) + 32 \text{ L}(max)} = \frac{15 \text{ V} - 5 \text{ V}}{100 \text{ m} + 20 \text{ m}}$   
 $\frac{16}{20 \text{ m}} = \frac{10 \text{ V} \pm 20 \text{ m}}{100 \text{ m} \pm 20 \text{ m}}$   
 $\frac{16}{20 \text{ m}} = \frac{10 \text{ V} \pm 20 \text{ m}}{100 \text{ m} \pm 20 \text{ m}}$   
 $\frac{16}{20 \text{ m}} = \frac{10 \text{ V} \pm 20 \text{ m}}{100 \text{ m} \pm 20 \text{ m}}$   
 $\frac{16}{20 \text{ m}} = \frac{100 \text{ J} \pm 20 \text{ m}}{100 \text{ m} \pm 20 \text{ m}}$   
 $\frac{16}{20 \text{ m}} = \frac{100 \text{ J} \pm 20 \text{ m}}{100 \text{ m} \pm 20 \text{ m}}$   
 $\frac{16}{20 \text{ m}} = \frac{100 \text{ J} \pm 20 \text{ m}}{100 \text{ m} \pm 20 \text{ m}}$   
 $\frac{16}{20 \text{ m}} = \frac{100 \text{ J} \pm 20 \text{ m}}{100 \text{ m} \pm 20 \text{ m}}$   
 $\frac{16}{20 \text{ m}} = \frac{100 \text{ J} \pm 20 \text{ m}}{100 \text{ m} \pm 20 \text{ m}}$   
 $\frac{16}{20 \text{ m}} = \frac{100 \text{ J} \pm 20 \text{ m}}{100 \text{ m} \pm 20 \text{ m}}$   
 $\frac{16}{20 \text{ m}} = \frac{100 \text{ J} \pm 20 \text{ m}}{100 \text{ m} \pm 20 \text{ m}}$   
 $\frac{16}{20 \text{ m}} = \frac{50 \text{ m}}{100 \text{ m}} = \frac{100 \text{ m}}{100$ 

Rz=0. Find the large of RL and IL for load Voltage to be constant. what is the maximum vig of the diode. Rs Is 1K MW YIZ Given: VS= SOV V=V=10V. Jz = 32MA Rz=0, Vin = 50V, R= 15 Rz=?, Pz(max)=?  $\frac{T}{R} = \frac{V_{in} - V_0}{R} = \frac{50V - 10V}{1K} = 40 \text{ mA}.$  $I = I_Z + I_L \implies I_L = I - I_Z = 40m - 32m$ I = 8mA  $R_{L} = \frac{V_{0}}{T_{1}} = \frac{10V}{8MR} = 1250\Omega$ Palmax) = IzVo = 32MXIOV Pr(max) = 320mw

 15) A zerez diode hap a breakdown voltage og lov.
 It is supplied flom a voltage source varying between 20-400. In Series with a Resiptance og 8208. Using an ideal zerez model obtain The Minimum & Maximum Zerez werent.
 Given: R=820S. Vo=Vz=10V, Viemin)=20V, Vi(max)=40V.
 Imin= Vi(min)-Vo R = 820S.

$$I_{max} = \frac{V_{i(max)} - V_{o}}{R} = \frac{40V - 10V}{820\Omega} = 36.585 \text{ mA.}$$
  
for ideal zener model,  $I_{Z}(min) = 0A$ .  
 $I_{L}(min) = 0A$ , when  $0|p$  transituals are open  
 $I_{max} = I_{Z}(max) + I_{L}(min)$   
 $I_{max} = J_{Z}(max)$   
 $\therefore I_{Z}(max) = J_{T}max = 36.585 \text{ mA.}$   
 $90V \frac{15}{2}$   
 $V_{o} = 10V$   
HOV.

Applications of Diodes

One of the nost important applications of diodes is vectification. other applications include clipping, Clamping, de voltage multiplication, and logic circuite. \* Reelification is the process of converting an ac voltage to de voltage i.e conversion of sinusoidal ac waveforme into single polarity half cycles. This can be accomplished by the use of rectifiers. filter and voltage segulator circuit. The rectified wave is smoothed by the use of capacitors to procen it into direct voltage.

an unwanted partion of a waveform.

(19)


- \* clamping white change the de level of a wavefolm without affecting the wave phape. i.e champing inwite shefts the pignal either to the the side of negative side of the axis.
- \* De voltage multiplicus are applied to change the level of a de voltage sonace to a desired high level
- \* Logic accusts produce a high & low ofp vlgs. depending upon the voltage levels at several ilp terminals.
- There are few seal time application & Diodes. If <u>Radio Demodulation</u>: Diode can be used in the demodulation of anythetide modulation (Ang) Sadio broadcasts. The Diode rectifier the Ang signal, leaving a signal whose average amplitude to the desired andro signal. The average value is extracted wing a simple fetter and fed into an andro Jeansduce, which generates pound.
- Over-voltage protection: Diodes are also used as protection devices for scapitive electronic components. Genalized doods called transient voltage supprenous are designed Eperifically for over voltage protection and can handle very large power prices for phore time periods.
- 3). <u>Limiter</u>: This circuit limits output proving to one diode drop soughly 0.7V. This drode kniters after used as ilp protection for high gain anytifies.

### Rectifiers:

Rectification: Reckfication is the process of converting alternating current (ac) to direct current (dc). <u>Rectifier:</u>

Rechtfree is a device -that converts ac (alternating hurrent) into de (direct current). Semiconductors diodes are used as rectifying elements. Rectifiers are classified as: V Half wave rectifier [HWR] &) Full wave rectifier [FWR] Full wave rectifier [FWR] Full wave rectifier and be built in two ways: V Full-wave vectifier nsing two diodes and a center tapped transformer → Fintre tapped full wave gectifier [CTFW] & Full-wave Rectifier [CTFW]

Pull-Wave Bridge sectifier using four diodes and an ordinary transformer→ Full Marce Bridge Rectifier. [FWBR].



In almost all the section in with, transformer are generally used for following purposes. I Etter to step up & step down the input vig. of To provide better is clation between AC supply and sectifier curit.

Hay wave rectifier circuit is as shown in grave above. It consigle of a pingle deade in peries we th load resistance. The ac voltage accors the secondary winding A & B changes polarities after half cycle.

Operation:

"During the half cycle:

AC DI A + DI VIL A

During the positive half lycle of the ac input vig. end A becomes populate with respect to end B. The deode Di is forward biased and acts as a short circuit, thus the current flows in the circultar Shown in fig. The load voltage is given by

Vo= JLRL & Vo= Vin

of During negative half cycle: During the negative JIE's z vo end A becomes negative wort AC reverse biased and acti as a open chuit, thus no warent flows in the circul as shown in fig above. The load vig is given by Vo=0

Scanned by CamScanner

ter the Ip equation of the alternating secondary voltage is.

- The olp of the meeti fier is defined as

$$V_0 = \begin{cases} V_{m} Sinwt : 0 \le wt \le \pi \\ 0 ; \pi \le wt \le 2\pi. \end{cases}$$

The output waveform is expected to be a straight line but half wave sectifies gives output in the form of possifive sinusoi dal pulses. Hence the output is called pulsating dc.

The load current is given by.

 $I_{L} = \int I_{m} Sinwt : 0 \le \omega T < \pi$   $\int O : \pi \le \omega T \le 2\pi$   $where \qquad I_{m} = \frac{V_{m}}{R_{L}} \quad V_{m} \Rightarrow peak value q the olp.$   $I_{m} = \frac{V_{m}}{R_{L}} \quad where. \quad R_{S} \Rightarrow Resistance og transformo secondorry winding vol > Dynamic vesistance og transformo secondorry vinding vol > Dynamic vesistance og transformo secondorry vesistance og tra$ 

$$= \frac{1}{2\pi} \left[ \int_{0}^{\pi} T_{m} Sinwt \, dwt + \int_{\pi}^{\pi} \sigma \cdot dwt \right]$$

$$= \frac{1}{8\pi} \left[ \int_{0}^{\pi} T_{m} Sinwt \, dwt \right]$$

$$= \frac{1}{8\pi} \left[ -i0\betawt \int_{0}^{\pi} \right] = -\frac{T_{m}}{2\pi} \left[ -i - 1 \right]$$

$$= -\frac{T_{m}}{8\pi} \left[ -\frac{\pi}{2} \right]$$

$$\frac{1}{9dc} = \frac{T_{m}}{\pi}$$

$$\frac{1}{8\pi} \left[ -\frac{\pi}{2} \right]$$

$$\frac{1}{9dc} = \frac{T_{m}}{\pi} \left[ -\frac{\pi}{2} \right]$$

$$\frac{1}{9dc} = \frac{T_{m}}{\pi} \cdot R_{L}$$

$$= \frac{T_{m}}{\pi} \cdot R_{L}$$

$$= \frac{T_{m}}{\pi} \cdot R_{L}$$

$$= \frac{V_{m}}{\pi} \cdot R_{L} \quad \left[ \cdots T_{m} = \frac{V_{m}}{R_{L}} \right]$$

$$\frac{1}{9dc} = \frac{V_{m}}{\pi}$$

$$\frac{1}{8} \frac{N_{ms} \text{ value } q \text{ Load current } (T_{rms}):$$

$$T_{rms} = \sqrt{\frac{1}{2\pi}} \int_{0}^{\pi} T_{L}^{2} \cdot dwt.$$

$$= \left[ \frac{1}{2\pi} \int_{0}^{\pi} T_{m}^{2} Sin^{2}wt \, dwt + \int_{0}^{\pi} \sigma \cdot dwt \right]^{1/2}$$

$$= \left[\frac{\pi h}{2\pi}\int_{0}^{\pi} \operatorname{Stdwcdwt}^{1/2}\right]^{1/2}$$

$$= \left[\frac{\pi h}{2\pi}\int_{0}^{\pi} \operatorname{Stdwcdwt}^{1/2}\right]^{1/2}$$

$$= \left[\frac{\pi h}{2\pi}\int_{0}^{\pi} \left[\frac{-\cos 2\omega c}{2} d\omega \right]^{1/2}$$

$$= \left[\frac{\pi h}{2\pi}\left[\frac{\pi}{2} - d\right] - \left[\frac{\sin 2\pi}{4} - \frac{\sin 2\omega c}{4}\right]^{1/2}\right]^{1/2}$$

$$= \left[\frac{\pi h}{2\pi}\left[\frac{\pi}{2}\right] - d - \left[\frac{\sin 2\pi}{4} - \frac{\sin 2\omega c}{4}\right]^{1/2}\right]^{1/2}$$

$$= \sqrt{\frac{\pi h}{2\pi}\left[\frac{\pi}{2}\right]} = \sqrt{\frac{\pi h}{4}}$$

$$\frac{\pi h}{2}$$

$$\frac{\operatorname{Rms} = \frac{\pi h}{2}}{\operatorname{Rms} \cdot R_{L}}$$

$$= \frac{\pi h}{2} \cdot R_{L}$$

$$= \frac{\operatorname{Rms} \cdot R_{L}}{\operatorname{Rms} = \frac{\pi h}{2}}$$


$$\frac{\operatorname{Rms} = \frac{\operatorname{Rms}}{2} \cdot R_{L}}$$

$$= \frac{\operatorname{Rms}}{R_{L} \cdot 2} \cdot R_{L}$$

$$= \frac{\operatorname{Rms}}{R_{L} \cdot 2} \cdot R_{L}$$

$$= \left(\frac{\operatorname{Rms}}{\pi}\right)^{2} \cdot R_{L} = \frac{\pi h}{\pi^{2}} \cdot R_{L}$$

$$= \left(\frac{\operatorname{Rms}}{\pi}\right)^{2} \cdot R_{L} = \frac{\pi h}{\pi^{2}} \cdot R_{L}$$



6) Ac Output power (Pac)  $P_{ac} = \overline{I_{Rms}} \cdot R_L$  $P_{ac} = \left(\frac{I_m}{2}\right)^a \cdot R_L$ 

# => Rectifier Efficiency.

The efficiency of rectifiency is defined as the ratio of the old power to the Istal anount of ilp power supplied to the circuit.

$$\eta = \frac{Pdc}{Pac.}$$

$$= \frac{\frac{Jm}{R^2} \cdot R_L}{\frac{Tm}{4} \cdot R_L} = \frac{\frac{1}{R^2}}{\frac{1}{4}}$$

$$= \frac{\frac{1}{R^2}}{\frac{1}{4}}$$

M= 40.6.1. Indicates that, under the most Ideal Londitions, only 40.6.1 of the a.c. "Ip power is converted into de power in the load. The remaining eripts as a c power.

## 8> Repple Factor

The repidual pulsation in the direct current from a sectifier is called a sepple. A measure of the proothness of the d.c olp of a rectifier ix called a supple factor. J. Ripple factor indicates how successfully a circuit is in converting the a.c to d.c. This is defined as,

Ripple factor = 7= effective (r.m.s) value q ac component average d. d. c components.

The requirement of a rectifier ip to minimize its sepple factor (sepple content). This is achieved by introducing a filter in the sectifier ofp. Thus, a filter converts a pulsating old from a vertilier into a very steady state die output & it filtre our & proothers out the pulsations at the output.

If Iac is the effecting value of the a.c components, then the total load current is the RMS Value of the iL is,


VC9/ Share and Deparent

(23)

amount of a.c present in the olp is 121.1. of the d.c voltage.

9) Peak Inverse Voltage [PIV]

PIV is the maximum voltage access the diode, when the diode is reverse biased.



Scanned by CamScanner

10> Voltage Regulation

Regulation à defined as the variation in DC Output voltage as a function of DC current.

If the Regulation is zero then et is edeal rectifier but in actual practice

$$R_{\rm equilation} = \frac{R_{\rm S} + R_{\rm F}}{R_{\rm L}} \times 100$$

#### Advantages :

- 1. The circuit is simpler and requires only one diode. 2. PIV is only Vm.
- 3. Centre tap transformer is not neccessary.

#### Disadvantages:


- 1. Repple factor J= 1211/ is too high.
- &. Effectency to very low about 400-1. but practice value is still less.
- 3. Low transformer utelization factor = 0.287.
- A. Because of all these dependion tages HWR is not used as power sectifier.


Note: Transformer utilization factors [TUF]: It is defined as the ratio of dc power delivered to the load to the ac power rating of the transformer.

## Full-Wave Rectifier

The disadvantages of a half wave sectifier are seduced & eliminatedos by the use of another diode. Here both the half cycles of the input are utilized and is used with the centre lapped transformer.

A full wave rectifier viewir with two diddes and a cente-tapped teansplaner is as shown in fig.







When the slp as supply is Total olp. In switched on, the ends A & B Qy fig: ilp-olp workerform the transformer secondary becomes the Q Full name & -ve alternatively.

#### operation:

During the half cycle: During the half cycle of the ac input voltage, end A becomes the with respect to end B, the diade 'Di' is for word braped and conducts while the drade D2 is reverse braped and acts as open church and conducts while the other drade D2 is reverse braped and acts as an open circuit and will not conduct as shown in fig below.





The Diode Di supplies the load merent. The convertional unreal flow a theorigh Di load resistor Re and the upper half of the secondary winding as shown by the dotted arrows.

## During the -ve half Cycle:

During the -ve half cycle of the input acrig end A becomes -ve with respect to end B. the diade 'D' is forward biased and conducts while the diade 'D' is reverse biased and acts as open cacuit and will not conduct as shown in fig above. The diade Dz supplies the load current. The conventional current flow is through diade Dz. load resistor R. and the lower half of the Secondary winding as shown by the dotted lines in the figure above.

At seen from the two figures above, the merent in the load R is in the same direction for both half wycles of at ilp vig.

For both the half cycles the means flows through the load in the same disection there we get two half cycles for one complete input signal. And also the frequency of the sectified ofp vig is twice the supply frequency. The sectified ofp consists of d.c. components and many a.c. components.

## 1) Average & de Load averant [Ide]

Considering one cycle of the Load current  $I_L$  from 0 to  $\pi$  to obtain the average value which

is de value of load current.

$$dc = \frac{1}{\pi} \int_{0}^{\pi} I_{L} d\omega r$$
$$= \frac{1}{\pi} \int_{0}^{T} I_{m} Sin \omega r d\omega r.$$

$$= \frac{\underline{T}_{m}}{\underline{\pi}} \left[ -\log \operatorname{NE} \right]_{0}^{n}$$

$$= \frac{\underline{T}_{m}}{\underline{\pi}} \left[ -\log \overline{\pi} - (-\log \varepsilon) \right] = \frac{\underline{T}_{m}}{\underline{\pi}} (2)$$

$$\frac{1}{\sqrt{\pi}} = \frac{2\underline{T}_{m}}{\overline{\pi}}$$

Average dc load voltage: [Vdc]
Vdc = Idc·RL
= ØIm RL = QVm RL
Td c = ØIm The equation of the

$$= \sqrt{\frac{1}{\pi}} \int_{0}^{\pi} \frac{1}{2} \cdot S_{1} \lambda \otimes t \cdot d\omega t$$

$$= \sqrt{\frac{1}{\pi}} \int_{0}^{\pi} \frac{1 - (o_{\beta 1} \omega t \cdot \cdot d\omega t \cdot d\omega t)}{2}$$

$$= \sqrt{\frac{1}{\pi}} \int_{0}^{\pi} \frac{1 - (o_{\beta 1} \omega t \cdot \cdot d\omega t \cdot d\omega t)}{2}$$

$$= \sqrt{\frac{1}{\pi}} \int_{0}^{\pi} \frac{1 - (o_{\beta 1} \omega t \cdot d\omega t \cdot d\omega t)}{2}$$

$$= \sqrt{\frac{1}{\pi}} \int_{0}^{\pi} \frac{1 - (o_{\beta 1} \omega t \cdot d\omega t \cdot d\omega t)}{2}$$

$$= \sqrt{\frac{1}{\pi}} \int_{0}^{\pi} \frac{1 - (o_{\beta 1} \omega t \cdot d\omega t \cdot d\omega t)}{2}$$

$$= \sqrt{\frac{1}{\pi}} \int_{0}^{\pi} \frac{1 - (o_{\beta 1} \omega t \cdot d\omega t \cdot d\omega t)}{2}$$

$$= \sqrt{\frac{1}{\pi}} \int_{0}^{\pi} \frac{1 - (o_{\beta 1} \omega t \cdot d\omega t \cdot d\omega t)}{2}$$

$$= \sqrt{\frac{1}{\pi}} \int_{0}^{\pi} \frac{1 - (o_{\beta 1} \omega t \cdot d\omega t \cdot d\omega t)}{2}$$

$$= \sqrt{\frac{1}{\pi}} \int_{0}^{\pi} \frac{1 - (o_{\beta 1} \omega t \cdot d\omega t \cdot d\omega t \cdot d\omega t)}{2}$$

$$= \sqrt{\frac{1}{\pi}} \int_{0}^{\pi} \frac{1 - (o_{\beta 1} \omega t \cdot d\omega t \cdot d\omega t \cdot d\omega t)}{2}$$

$$= \sqrt{\frac{1}{\pi}} \int_{0}^{\pi} \frac{1 - (o_{\beta 1} \omega t \cdot d\omega t \cdot d\omega t \cdot d\omega t)}{2}$$

$$= \sqrt{\frac{1}{\pi}} \int_{0}^{\pi} \frac{1 - (o_{\beta 1} \omega t \cdot d\omega t \cdot d\omega$$

\*

D2

# Advantages of FWR.

1) The efficiency is twice that of the i.e 81.21. 2) The sipple factor is much less than that of the R 3) The dc olp subject voltage and load current value are twice than the R.

H} harge de output

5) Full 1001. og the enpur is utekned

## Disadvantages of FWR.


> PIV of the diade is higher.


et cost of centre tap teansformer is higher.

3) output voltage is holy of the secondary voltage.


## FULL WAVE BRIDGE RECTIFIER.

Boidge Rectifier is the most frequently used circuit for electronic doc power supplies. Form Diodes are used but the transformer used is not centre tapped and gives output of V2. The incurr diagram for Bridge rectifier and the sespective wavefilms are as shown in fig below. N2.






During the half cycle:



Diviting the half cycle of the ip ind A becomes the north respect to end B. This makes Diode D2 & D3 forward brased and the diodes D, & D4 severse brased. These fole only diodes

Bits by conducts during the we half will by the input. The conventional current flows through the load resistance Re as shown in figure producing the drop awars Re. During -ve half cycle



During -ve half whele of the ip end A becomes -ve with respect to end B. This makes Drode D, & D4 forward biased and the drodes D2 & D3 reverse

biased. Therefore only deader D, & Dy conducts during the -ve half cycle of the input. The conventional werent flows through the load seriptance R, a shown in fig. producing the deep accepts the R.

For both the half cycles the water flows through load in the same direction. Hence we get two half cycles for one complete input signal. i.e. The prequency of the ofp is double that of the ip supply prequency.

The bridge circuit transformer needs only half the secondary turns of the transformer compared to full wave seelifier circuit for the same of ofp woltage. ie transformer secondary line - to - kne vig should be one half that used for the full wave sectifier. Advantages of FWBR: 1). The need for centre tapped transformer is eliminated 2). The piv is only Vm. 2). The piv is only Vm. 3). The transformer is less costly.

Disadvantages & FWBR: IT It requires force diodes, causing an additional voltage deep that reduces the ofp vlg.

Applications of Rectifiers: 17 In Power supply circuite.

a) In sectifier type meter to convert ac voltage to be measured to DC.

comparision of Rectifier circles to.

parameter	HWR	FWR	FNBR.
1) Peak voltage	Vm=V2 V2 = V2 x Vs	$V_m = \sqrt{2} V_2$ $V_m = \sqrt{2} \times V_3$	$V_m = \sqrt{2} \cdot \sqrt{2}$ $= \sqrt{2} \cdot \sqrt{5}.$
1> Peakloadcussent [Ideal].	$\mathcal{I}_{m} = \frac{V_{m}}{R_{L}}$	$I_m = \frac{V_m}{R_L}$	$T_m = \frac{V_m}{R_L}$
s) Peakload Cuseenr [prac Rial]	$\underline{T}_{m} = \frac{V_{m}}{R_{f} + R_{L}}$	$\mathcal{I}_m = \frac{V_m}{R_f + R_L}$	$\mathcal{I}_{m} = \frac{V_{m}}{\mathcal{R}_{f} + \mathcal{R}_{L}}$
A) DC Load Weenr	$I_{dc} = \frac{I_m}{\pi}$	$I_{dc} = \frac{\theta I_{m}}{\pi}$	$I_m = \frac{2Im}{\pi}$
	$I_{de} = \frac{V_{00}}{(R_{g}+R_{z}) \cdot \pi}$	$Id_{c} = \frac{2 \cdot Vm}{(R_{f} + R_{c}) \cdot \pi}$	$I_{dc} = \frac{2 \cdot V_{m}}{(2R_{f} + R_{f}) \cdot \overline{n}}$
Ac load cuerent	I <sub>Rms</sub> = <u>Im</u>	$T_{Rms} = \frac{T_{cm}}{\sqrt{2}}$	Jems = Im V2
67 AC Ilp power (Toleal)	Pac = JRms . RL	Pac= I Ams RL	Pac=Jonns. RL

#Ac ilp po usee  
[practical]Pac = 
$$I_{oms}^{2}$$
 ( $R_{L} + R_{f}$ )Pac =  $I_{rms}^{2}$  ( $R_{L} + R_{f}$ )Pa

#### Problems.

In a full wave beidge sectifies, the transformer Recordany voltage is loosinwt. The forward resistance Q Cach deode is 252 and the load resistance is 9502 Calculate & D.c olp vlg & Repple factor 25 Efficiency & rechtscation \* PIV Soln: Given:  $N_S = 100Sinwt$ ,  $R_I = 252$ ,  $R_L = 9502$   $V_S = V_2 = V_{00} Sinwt$  = Wm = 100.  $I_{00} = \frac{Vm}{R_F + R_L} = \frac{100}{(R \times 25) + 950} = 0.1A.$  $I_{0c} = \frac{QI_{00}}{T} = \frac{Q \times 0.1}{T} = 0.063A.$ 

$$\begin{array}{l} 17 \quad \forall \partial c = \overline{I} dc \ R_{L} = 0.063 \times 950 = 59.85 \vee \\ 37 \quad \sqrt{I} = \sqrt{\left(\frac{Tems}{Idc}\right)^{2} - 1} = \sqrt{\left(\frac{0.09709}{0.063}\right)^{2} - 1} \qquad T_{Rms} = \frac{\overline{J}m}{\sqrt{2}} \\ \hline \overline{V} = 0.0448 \qquad \qquad = \frac{0.1}{\sqrt{2}} = 0.07074 \\ 37 \quad Pdc = \overline{I} dc^{2} \ R_{L} \qquad Pac = (\overline{I}_{Rms})^{2} (2R_{I} + R_{L}) \\ = (0.063)^{2} \times 950 \qquad = (0.0707)^{2} (2\times25 + 950) \\ Pdt = 3.85 & Pac = 5 & N \\ \gamma = \frac{Pac}{Pdc} \times 100 \\ = \frac{5}{3.85} \times 100 \\ \hline \overline{V} = \overline{V} = \sqrt{100} \\ \hline PJ = \overline{V} = V_{m} = 100 \end{array}$$

e) In a two deode FWR CGT. the voltage a work  
lach half of the transformer secondary is toor.  
The load resistance is 9500 and each deode has a  
forward resistance of 500. Find the load current  
and the rms value of the Input current.  
Soln: Given : 
$$V_S = 100$$
.  $R_f = 500$ .  $R_L = 9500$   
\*  $V_m = \sqrt{2} \times V_S = \sqrt{2} \times 100 = 141.42v$   
#  $I_m = \frac{V_m}{R_f + R_L} = \frac{141.42}{950+50} = 0.141A.$   
#  $I_{RmS} = \frac{Im}{\sqrt{2}} = \frac{0.141}{\sqrt{2}} = 0.0997A.$   
#  $I_{dc} = \frac{2Im}{\pi} = \frac{2\times0.141}{\pi} = 0.090A.$ 

3) A Bridge sectifier is driving a load substance of  
DOD. It is driven by a sonare voltage of 2800 50Hz  
Neglecting drode substatione - calulate  
is the quency of alp waveform  
Solar Given: 
$$R_{L} = 100\pi \cdot V_{S} = 230^{\circ} \cdot f_{1n} = 50HZ$$
.  
 $V_{m} = \sqrt{2} \times V_{S} = \sqrt{2} \times 230 = 325^{\circ}$   
 $V = \sqrt{2} \times V_{S} = \sqrt{2} \times 230 = 325^{\circ}$   
 $V = \sqrt{2} \times V_{S} = \sqrt{2} \times 230 = 325^{\circ}$   
 $V = \sqrt{2} \times V_{S} = \sqrt{2} \times 230 = 325^{\circ}$   
 $V = \sqrt{2} \times V_{S} = \sqrt{2} \times 230 = 325^{\circ}$   
 $V = \sqrt{2} \times V_{S} = \sqrt{2} \times 325} = 206.9^{\circ}$   $V = \sqrt{206.9^{\circ}}$   
 $= \sqrt{2} \times \frac{2}{\pi} = \frac{2\times 3.25}{\pi} = 2.06^{\circ}$   
 $T_{m} = \frac{\sqrt{m}}{\pi} = \frac{325}{\pi} = 2.06^{\circ}$   
 $T_{m} = \frac{\sqrt{m}}{\pi} = \frac{325}{100} = 3.26$   
 $= \sqrt{2} \text{ of } \text{ Bequency} = 2 \text{ for } 2\times50^{\circ} = 100\text{ Hz}.$   
 $= \sqrt{2} \text{ of } \text{ Bequency} = 2 \text{ for } 2\times50^{\circ} = 100\text{ Hz}.$   
 $= \sqrt{2} \text{ of } \text{ Bequency} = 2 \text{ for } 2\times50^{\circ} = 100\text{ Hz}.$   
 $= \sqrt{2} \text{ or } X \text{ Ior A set fight. The input is form  $30-0-30^{\circ}$   
 $= 100^{\circ} X \text{ Ior A set set fight. The input is form  $30-0-30^{\circ}$   
 $= 100^{\circ} X \text{ Ior A set set fight. The input is good  $30-0-30^{\circ}$   
 $= 100^{\circ} X \text{ Ior A set set fight. The input is good  $30-0-30^{\circ}$   
 $= 100^{\circ} X \text{ Ior A set set fight. The input is good  $30-0-30^{\circ}$   
 $= 100^{\circ} X \text{ Ior A set set fight. The input is good  $30-0-30^{\circ}$   
 $= 100^{\circ} X \text{ Ior A set set fight. The input is good  $30-0-30^{\circ}$   
 $= 100^{\circ} X \text{ Ior A set set fight. The input is good  $30-0-30^{\circ}$   
 $= 100^{\circ} X \text{ Ior A set set fight. The input is good  $30-0-30^{\circ}$   
 $= 100^{\circ} X \text{ Ior A set set fight. The input is good  $30-0-30^{\circ}$   
 $= 100^{\circ} X \text{ Ior A set set fight. The input is good  $30-0-30^{\circ}$   
 $= 100^{\circ} X \text{ Ior A set set fight. The input is good  $30-0-30^{\circ}$   
 $= 100^{\circ} X \text{ Ior A set set fight. The input is good  $30-0-30^{\circ}$   
 $= 100^{\circ} X \text{ Ior A set set fight. The input is good  $30-0-30^{\circ}$   
 $= 100^{\circ} X \text{ Ior A set set fight. The input is good  $30-0-30^{\circ}$   
 $= 100^{\circ} X \text{ Ior A set set fight. The input is good  $30-0-30^{\circ}$   
 $= 100^{\circ} X \text{ Ior A set set fight. The input is good  $30-0-30^{$$$$$$$$$$$$$$$$$$ 

\* 
$$P_{dc} = (I_{dc})^2 R_L = (0.2455)^2 \times 100 = 6.027W$$
  
\*  $P_{dc} = I_{oms} (R_L + R_L) = (0.272)^2 (10+100) = 8.177W$   
\*  $I_{oms} = \frac{I_m}{\sqrt{2}} = \frac{0.3856}{\sqrt{2}} = 0.2724.$   
\*  $1.97 = \frac{P_{dc}}{P_{ac}} \times 100$   
 $= \frac{6.027W}{8.177} \times 100 \quad [9]_{1.} = 73.61$   
 $1.9 \text{ Regulation} = \frac{R_L}{R_L} \times 100 = \frac{10}{100} \times 100 = 10.$   
5) A diade with  $V_P = 0.9V$  is connected as a half worke sectifier. The load seriptionie is 60051 and the (2005) act the old seription of the peak of the old seription of the peak several voltage.  
 $O_{D} = G^{1} \times 9 = 0.7V.$   $R_L = 600.$   $V_S = 24V.$   
\*  $V_m = \sqrt{2} \times V_S = \sqrt{2} \times 24 = 33.941V.$   
#  $I_m = \frac{V_m - V_P}{R_L} = \frac{33.941 - 0.7V}{600} = 55.4018 \text{ mA.}$   
\*  $P_{ac} = V_0 = I_m R_L = 65.401 \times 10^3 \times 600$   
 $(V_0 = V_m - V_P = 33.94V.$ 

S

6. The input to a half have settifier is v=200sin 50t  
If 
$$R_{L} = 1K$$
 and fillward resplance of the diode is  
Solohnit find  
is do current through the diode  
s) a.c. d 2.ms value of the current through the (kt.  
s) The d.c olp viz.  
A) The a.c. Ilp power.  
Solo: Given:  $V_{T} = 200 \sin 50t$ ,  $R_{L} = 1K$ ,  $R_{f} = 500st$   
 $V_{T} = Vm \sin 0t$   
 $V_{T} = 200$   
Peak value of load current  $Tm = \frac{Vm}{R_{L} + R_{L}} = \frac{200}{50 + 1K}$   
 $V_{T} = \frac{Tm}{R} = \frac{190 \times 10^{3}}{R}$   
 $Tm = 0.19$   
 $Pac = 60mA$   
 $M = \frac{Tm}{2} = \frac{190}{2} = 95mA$   
 $M = A.c. Ilp power, fac$   
 $Pac = (Eams)^{2} \times (R_{L} + R_{L})$   
 $Pac = (1dc)^{2} \times R_{L}$   
 $= 60mA \times 1K$   
 $Vdc = 60 volls$   
 $Pdc = (Tdc)^{2} \times R_{L}$   
 $= (0.06)^{2} \times 1000$   
 $Pdc = 3.6W$   
 $V = 34.9$ 

An a.c vlg of 25V is applied in series with a <sup>3</sup> sikion diode and a load sesiptance of 10005. If the floored sesistance of the diode is los. Find the peak current through the diode and peak ofp vlg.

<u>Soln</u>: Given:  $V_{ms} = 25V$ ,  $R_L = 10000$ ,  $R_f = 10f2$  $V_m = \sqrt{2} \times V_{ms} = 1 + 14 \times 25 = 35.35V$ .

> Peak value of the current, Im = Vm Rf+RL

> > = 35.35 = 35mA. 10+1000

$$Vdc = Idc \cdot R_{L} = \frac{Jm}{\pi} \cdot R_{L} = \frac{0 \cdot 035}{\pi} \times 1000$$

$$Vdc = 11 \cdot 14V$$

$$Peak \ olp \ voltage = Im \times R_{L} = 0.035 \times 1000$$

$$Vm = 35V.$$

Soln: Given: VS = 50V, RL= 15, Rf = 2052

The a.c & Rms value og a.c vlg aude each Secondary nalf is 504.

. Ym = V2 × 50 = 70.7V.

\* 
$$I_m = \frac{V_m}{R_f + R_L} = \frac{70.7}{20.1000} = 69.3 \text{ mA}$$
  
\*  $I_d$ . de value og wærent through  $R_L = \frac{9.5m}{\pi}$   
 $I_d = 44.12 \text{ mA} \times 16$   
 $I_d = 44.12 \text{ mA} \times 16$   
 $I_d = 44.12 \text{ mA} \times 16$   
 $V_d = 46.04$   
 $V_d = 46.04$ 

a)  $Vdc = Idc \times R_L = (180 \times 10^3) \times 500$ Vdc = 90V

A) PIV accoss non-conducting diodes = Vm = 155.56 V.

10>. A HWR DC output vig at no load is found to be 12v. when full load werent of 0.4A is drawn from 0.4A is drawn from 12v. when full load werent of 0.4A is drawn from 0.4A is drawn from

Soln: Givens VNL=12V . VFL=10V.

o/s Regulation = 
$$\frac{V_{NL} - V_{FL}}{V_{FL}} \times 100$$
  
=  $\frac{12 - 10}{10} \times 100$   
=  $\frac{90}{10}$ 

117. For a Sinupoidal og 100 Sin 210t volte is applied to Full wave bridge rectifier. Determine the efficiency if R1 = 10002 and R1 = 2K2. Consider deoder with forward resistance R4 = 1052 are used.

Soln: Given: Vs=100Sin 210t Rg=10.12 Vm=100V.

$$\begin{array}{l} (\underline{a},\underline{k},\overline{i}) \quad R_{\underline{j}} = 1000 \, \Omega \\ & \eta = \frac{0.812}{\left[\frac{\sqrt{2}}{R_{L}} + 1\right]} \times 100 \, 4. \\ & \left[\frac{\sqrt{2}}{R_{L}} + 1\right] \\ & \eta = \frac{0.812}{\left[\frac{\sqrt{2}}{1000} + 1\right]} \times 100 = 79.6 \, 4. \\ & \eta = \frac{0.812}{\left[\frac{\sqrt{2}}{1000} + 1\right]} \times 100 = 79.6 \, 4. \end{array}$$


$$\eta = \frac{0.812}{\left[\frac{0.812}{R_1} + 1\right]} = 80.39.16$$

07

#### FILTERS

The main function of a filter is to reduce & eliminate noise from the information. In the rest fier circuit it is used to minimize the sipple content in the sectified ofp.

Need: The olp of the rectifier circuit is pulsoling DC. Such an olp has a dic components and some a.c components called sipples. such an output is not of much use for driving sophisticated electionic devices and circuits. which sequires a very steady dc olp, which should be almost as smooth as the dp from a battery. such an olp may be obtained by introducing filter.







fig: olp from sectifier.


Definition: The filter may be defined as. It is a device, which removes AC components of the rectifier output but allows the DC component to reach the load of it is a circuit, which converts pulsating output of the rectifier into a steady DC level.



Filtys should be installed blue the sectifies blue the sectifier and the load as shown in fig above

Type of felters: i) capacetos stric-felter i) capacetos strict felter & x section. i) Inductor is clic felter & x section. out of all these 'force type' of filters. Capacetos out of all these 'force type' of filters. Capacetos felter is most commonly used because of the low cost

Capacitor Filte:







fig: chr q a capacetor filte

fig: olp of the Rectifier worth capacetor.

The fille consists of a capacitor a connected in parallel with load resistance RL. The olp is available across the load resistor. The off waveform shows that the sipple is reduced to a great extent due to the addition of capacitor.

we know that capacitor stole energy. They can take a charge and then later delivers that charge to the load with the increase in rectifier vlg, the capacitor is charged and onde current is supplied to the load later when the sectifier ofp decreases the capacitor discharger through the load and the vlg access the parallel combination of R and c decreases. This decrease is only slight because the next vlg peak comes immediately and charges the capacitor This process is separated again and again. and hence the Repple is seduced

The factors which determines the effectiveness of capacitors are & Size of the capacitor & The value of the load & The time blue the pulsations.



The capacitor in both the investile are placed access the rectifies of Ri i.e Load. The pulsating DC of the rectifies is applied access the capacitor. As rectifies voltage inteases it charges the capacitor towards Vm because initially capacitor acts as a short. At the end of quarter cycle (TH2) it is charged to peak value Vm of the rectifies vig as shown in fig above once capacitor voltage reaches Vm diode is reverse brased where anode of diode is positive but less then Vm hence diode is reverse brased and stops conducting. Now capacitor

discharges through the load and the vollarge anoss it deveaper. Capacitos discharges until the Input voltage is less than capacitor voltage. Once the input voltage is greates than capacitor voltage the diode is forward brazed and capacetor charges to Vm. and some cycle repeats.

The expression for supple factor (7) is given by.

T= \_\_\_\_ > for thalf ware rectifier &J3fC.RL E Lenn

where,

Re- Load reliptance f - Frequency C-> capacitance

DC output voltage

$$Vdc = Vm - \frac{Vrpp}{2}$$

$$l_c = V_m - \frac{Idc}{2fc}$$
  $Idc = \frac{Vdc}{RL}$ 

$$Vdc = Vm - \frac{Vdc}{2fR_{1}C}$$

for full wave rectifier.

& Vac

$$V\partial c = Vm - \frac{Idc}{4fc}$$

$$V\partial c = \frac{Vm}{1 + \frac{1}{4fR_{1}c}}$$

#### Problems

17 A full wave sectifies using centre topped transformes Euppher a resignice load of IKA. The teansformer Secondary end to end voltage is GOV and at SOHZ. The feltu capacitance is 500 µF. Calculate a) Ripple factor by output resistance of the filter (Re) e) Vdc dy Idc et 1/0 segulation.

Soln: Given: RL= IK, C= 500 MF. Voms= 60V. [end to end]. . Vans= 30V.

$$= \frac{1}{4\sqrt{3}R_{1} \cdot C \cdot f} = \frac{1}{4\sqrt{3}\times1\times10^{3}\times500\times10^{5}\times50}$$

$$= 0.0050$$

by old resistance of the filter Ro

$$R_0 = \frac{1}{4fc} = \frac{1}{4x50x500x10^6} = 10.02$$

$$dr = \frac{Van}{1 + R_0/R_L} = \frac{42.42}{1 + \frac{10}{1K}} = 42V$$

Vm= V2 × Voms = V2 × 30 = 42.42V

$$\frac{dy}{Idc} = \frac{Vdc}{R_L} = \frac{H_2V}{IK}$$

$$\boxed{Idc = H_2mA}$$

$$ey \cdot 10 \quad Regulation = \frac{R_0}{R_L} \times 100 \cdot 1.$$

$$= \frac{10}{I \times 10^3} \times 100$$

$$= 1 \cdot 1.$$

2) Design a full wave sectifier with c-feller for the 3
following specifications: Ripple factor < 0.06.
ofp de vig=35V, Maximum load werent=260mA.
Soln: Given: Vdc=35V. Idc=250mA. J=0.06
Assuming, f= 50HZ
$R_{L} = \frac{Vdc}{Idc} = \frac{35V}{260mA} = 140.52$
$\nabla = \frac{1}{4\sqrt{3}fCRL}$
$C = \frac{1}{1} = \frac{1}{1} = 343.66  \text{mF}.$
453 fre 453×50×140×0.06
Vm = Vdc + Idc
4fc
= 35+ 250mA = 6 = 38.53V
= 35 + 230111 4× 50× 343.66×10 = 38.53V
Vm=J2Voms
$V_m = \frac{V_m}{\sqrt{2}} = \frac{38.53V}{\sqrt{2}} = 27.3V$
3). A full wave bridge rectifier is supplied from the
transformer secondary voltage of 100%. Calculate
the dc old voltage and peak Inverse voltage of the
diode employed.
Soln: Given: Verms)= 100V, Vdc=?, PIV=?
$Wm = \sqrt{2} \cdot V_{2ms} = \sqrt{2} \times 100 \qquad \text{w piv} = Vm$
$V_m = 141.42V$ $P_{IV} = 141.42V$
* $Vdc = \frac{2\Psi_m}{\pi} = \frac{2 \times 14 \cdot 142}{\pi} = 90 \vee$

Hy Draw the vacuus dragton of a full work settifier  
with capacitor filter the vacuus uses a capacitor  
of 1000 µF and provides a de load current of 500 mm  
at 24 stipple. Answere 
$$f_{\pm} = 50 \text{ Hz}$$
 calculate:  
1) D.C output voltage s) peak sec Effective lage and  
1/2 seque Ron.  
Solar Given:  $L = 1000 \text{ µF}$ ,  $I_{dc} = I_{L} = 500 \text{ mm}$ ,  $T = 0.02$ .  
 $f_{\pm} = 50 \text{ Hz}$   
 $T = \frac{1}{\text{ HJ}_{3}R_{L}Cf}$   
 $T = \frac{1}{\text{ HJ}_{3}R_{L}Cf}$   
 $R_{L} = \frac{1}{\text{ HJ}_{3}} \frac{1}{\text{ HJ}_{3}} \frac{1}{\text{ X} = 502 \times 1000 \times 10^{5} \times 0.02}$   
 $R_{L} = 1144.34 \text{ m}$   
i) D.C off Vlg.  
 $V_{dc} = I_{dc} R_{L} = 500 \times 10^{3} \times 144.34 \text{ s}$ .  
 $V_{dc} = I_{dc} R_{L} = 500 \times 10^{3} \times 144.34 \text{ s}$ .  
 $V_{dc} = T_{dc} R_{L} = 500 \times 10^{3} \times 144.34 \text{ s}$ .  
 $V_{dc} = \frac{1}{\text{ H} L} \frac{1}{\text{ Hf} C}$   
 $N_{m} = \frac{1}{21.17 \text{ J}}$   
 $N_{m} = \frac{1}{21.17 \text{ H}} \frac{500 \times 10^{3}}{\text{ Hf} C}$   
 $N_{m} = \frac{1}{21.17 \text{ H}} \frac{500 \times 10^{3}}{\text{ Hf} C}$   
 $N_{m} = \frac{1}{21.17 \text{ H}} \frac{500 \times 10^{3}}{\text{ Hf} C}$   
 $N_{m} = \frac{1}{34.64 \text{ V}}$   
 $N_{m} = \frac{1}{82} \times 100 \text{ f} \frac{50}{144.34 \text{ H}}$   
 $N_{m} = \frac{1}{2.13 \text{ H}} \frac{500 \times 10^{3}}{\text{ Hf} C}$   
 $N_{m} = \frac{1}{2.13 \text{ H}} \frac{500 \times 10^{3}}{\text{ Hf} C}$   
 $N_{m} = \frac{1}{34.64 \text{ V}}$   
 $N_{m} = \frac{1}{82} \times 100 \text{ f} \frac{50}{144.34 \text{ H}}$   
 $N_{m} = \frac{1}{82} \times 100 \text{ f} \frac{50}{144.34 \text{ H}}$   
 $N_{m} = \frac{1}{82} \times 100 \text{ f} \frac{50}{144.34 \text{ H}}$   
 $N_{m} = \frac{1}{82} \times 100 \text{ f} \frac{50}{144.34 \text{ H}}$   
 $N_{m} = \frac{1}{82} \times 100 \text{ f} \frac{50}{144.34 \text{ H}}$   
 $N_{m} = \frac{1}{82} \times 100 \text{ f} \frac{50}{144.34 \text{ H}}$ 

Design a FWIR with a capacitor filter to meet the following specifications. Do ofp vlg=15V, R\_=1K, RMS ripple vlg on Capacitor 2 1-1. of DC olp vlg. Soln: Given: Vdc=15V, R1=1K, J=0.01, f=50#z, Vr(mp) = 1 .1. 04 15V = 0.01×15 Vo(rmc) = 0.15V -> This is the smp value of the sipple voltage V= 1 HJ3fCR  $C = \frac{1}{4\sqrt{3}fR_{1}r} = \frac{1}{4\sqrt{3}\times50\times1\times10^{3}\times0.01}$ (= 288.675MF)  $I_{dc} = \frac{V_{dc}}{R_{c}} = \frac{15V}{1K}$  $Vdc = V_m - Jdc \left[\frac{1}{4fc}\right]$  $V_{m} = Vd_{c} + Id_{c} \left[ \frac{1}{4fc} \right]$ Idc = 15mA  $= 15 + 15 \times 10^3 \left[ \frac{1}{4 \times 50 \times 288.6 \times 10^6} \right]$ Vd =154. m= 15-25V 230 Q 33114- $V_{\text{MMS}} = \frac{V_{\text{M}}}{\sqrt{2}} = \frac{15.25}{\sqrt{2}} = 10.31 \text{V}$ Voms= 10-312

6. In a FWR with a capacitor filter, the load current  
from the curves operating from 2300, 50HZ supply  
is 10mh, EgEmate the value of capacitor sequired  
to help the stipple factor less than 1.1.  
Given: 
$$I_{L} = 10mh$$
,  $V_{R} = 2300$ ,  $f = 50HZ$ ,  $T = 0.01 = 14$ .  
 $V_{m} = \sqrt{2} \times 230 = 325.269 \vee$   
 $R_{L} = \frac{Vdc}{I_{L}} = \frac{907.09}{10 \times 10^{3}} = 20.40 K$ .  
 $Vdc = \frac{9Vm}{\pi} = \frac{2 \times 335.269}{\pi} = 207.04 \vee$ .  
 $T = \frac{1}{4\sqrt{3}R_{L}fc}$   
 $C = \frac{1}{4\sqrt{3}R_{L}fc} = \frac{1}{4\sqrt{3}} = \frac{1}{4\sqrt{3}}$ 

$$f = \frac{314}{\sqrt[2]{7}} = 50 Hz.$$

S.

Is a new capacitor filter of C= STOMF & used

$$\vec{v} = \frac{1}{4\sqrt{3}x \ 50x \ 500 \ x \ 10^6 \ x \ 2 \ x \ 10^3}$$
  
 $\vec{v} = \frac{1}{4\sqrt{3}x \ 50x \ 500 \ x \ 10^6 \ x \ 2 \ x \ 10^3}$ 

$$\vec{v} = \frac{\sqrt{r(Ams)}}{\sqrt{dc}}$$

$$\sqrt{r(Ams)} = \vec{v} \times \sqrt{dc}$$

$$= \vartheta \cdot 886 \times 10^3 \times 180.03$$

$$\boxed{\sqrt{sbace}} = 0.5196 \sqrt{3}$$

In a centre tap full worke sectifier, the forward Repistance of the deade is lose, the load seriptance is SK. The vig across half the secondary winding is soor calculate the sepple factor & efficiency of the sectification. If a Capacitor of value SEMF is connected across the load what is the modified sipple factor.

Sola: Given: Rp=1052, R1=2K, V2=220, C=25MF.

 $\frac{S_m}{R_1 + R_p} = \frac{211.12}{10 + 2000} = 0.155A = 155 mB$ 

 $\therefore DC load cursent, Ide = \frac{9Jan}{\pi} = \frac{2 \times 15 \times 10^3}{\pi} = 0.09867$ = 98.600A

RMS value of load weren [. Joms = Im = 109.6mA.  $-J = \sqrt{\left(\frac{T_{ons}}{T_{dc}}\right)^2 - 1}$  $= \int \left( \frac{109 \cdot 6 \times (\bar{o}^3)^2}{98 \cdot 6 \times (\bar{o}^3)^2} - 1 = 0.4853 \right)^2$ J= 48.5.1. -> without capacitor filter  $\mathcal{M} = \frac{P_{dc}}{P_{ac}} = \frac{I_{dc}^2 \cdot R_L}{(R_{Rms})^2 (R_L + R_L)} = \frac{(98.6 \times 10^3)^2 \times 2 \times 10^3}{(109.6 \times 10^3)^2 (2 \times +10)}$  $=\frac{19.44}{24.144}$ m= 80.5 .1.  $\mathcal{V} = \frac{1}{4\sqrt{3}R_{L}fc} = \frac{1}{4\sqrt{3}\times2\times10^{3}\times50\times25\times10^{6}} = 0.0577.$ T= 5.7.1. -> with capacitor filter 1) In a HWR circuit, fed from 230V, it is desired to have a sipple factor 750.005, EpEmate the value of the capacitance needed if IL=0.5A. Turne vatio is 4.6. Solo: Given: IL=0.5A, V=0.005, V,=230V, N=46  $\frac{V_2}{V_1} = \frac{N_2}{N_1}$ ·· VI = primary voltage V2 = secondary voltage  $\frac{V_2}{V_1} = \frac{1}{4.6} \Rightarrow V_2 = \frac{230}{4.6} = 50 V.$ 

$$m = \sqrt{2} \times 50 = 70 \cdot 7 \vee .$$

$$R_{L} = \frac{\sqrt{4c}}{T_{L}} = \frac{90 \cdot 7}{0 \cdot 5} = 141 \cdot 4.52$$

$$\sqrt{T} = \frac{1}{4\sqrt{3} \cdot f \cdot c \cdot R_{L}}$$

$$C = \frac{1}{\sqrt{3} \times 50 \times \sqrt{5} \times 141 \cdot 4}$$

$$= \frac{1}{\sqrt{3} \times 50 \times 0.005 \times 141 \cdot 4}$$

$$\overline{C = 8169 \mu F}$$

① A FWR has RL=10KS and a capacetive felter having capacetance of C= 20 MF. The applied voltage is V= 50 Sin 271 50T calculate its supple factor.

Solo: Given:  $R_L = 10 \text{ K}$ , C = 20 MF,  $V = 50 \sin 2\pi 50t \Rightarrow V_m \sin 2\pi ft$ .  $V_m = 50 \quad f = 50 \text{ Hz}$ .

8 = 0.00144

(2) A half wave sectifies uses a transfermer with turns ratio 2:1. The load resistance is 5000. If the primary voltage is 540v. 50Hz. Calculate as the peak inverse voltage b) the dc output voltage. Neglect cut-in voltage and

floored resistance of the deade.

Soln: Given: NI: N, = 2:1, RL = 5005. Pf = 0

$$\frac{N_1}{N_2} = \frac{9}{1} = \frac{V_1}{V_2} = \frac{540}{V_2}$$
  
Secondary VIQ.  $V_2 = \frac{540}{2} = 290$ .  
 $\therefore$  peak VIQ  $V_{01} = \sqrt{2} \times 270 = 381.8$ .

a) Peak Inverse voltage. PIV= Vm= 381.8.

b) peak custent

$$T_m = \frac{V_m}{R_L} = \frac{381 \cdot 8}{1500} = 763.6 \text{ mA}.$$

De olp cussent

$$Id_c = \frac{Im}{\pi} = \frac{763.6\times10}{\pi} = 243MA.$$

DC O/p vlg

$$Vd_c = Id_c \cdot R_L$$
  
=  $(243 \times 10^3) \times 500$   
 $Vd_c = 121 \vee .$ 

(3) Ideal diodes are used in a bridge sectofier with a sonace of 230V. Sotts access the phimary of the transformer If the load resistor is 2002 and time ratio of transformer is 6:1, find the dc olp voltage and frequency of the olp Solo: Given:  $V_p = 230V$ , f = 50ttz,  $R_1 = 200\Omega$ ,  $N_1 : N_2 = 6:1$ RMS v/g access the secondary of the transformer =  $\frac{N_2}{N_1}, V_p$ . =  $\frac{1}{6} \times 230 = 38.3 \text{V}.$ 

 $\therefore \text{ Maximum vly accoss the secondary of the transformer} \\ V_m = \sqrt{2 \times 38.3} = 54.2 \text{V}. \\ \therefore dc \quad olp \quad vlq \quad vdc = \frac{2Vm}{\pi} = \frac{2 \times 54.2}{\pi} = \frac{34.5}{\pi} \text{V}. \\ \therefore \text{ four } = 2\text{ fig} = 2 \times 50 = \underline{100Hz}. \\ \end{array}$ 

(i) A bidge sectifier has 4 iden E cal didei q fixinard  
Resistance of 52 each. It is applied from a transforme  
with output voltage of 20% (2ms) and secondary widing  
Resistance of 102 caludate  
is de olp vlg at a die load custent of 100 mA.  
is sins value of olp vlg at a de load custent of  
BoomA.  
is sins value of the ac component of the vlg in pool  
Schi Given: 
$$R_S = 102$$
,  $R_F = 52$ .  $V_m = \sqrt{2} \times 20 = 28.28 v$ .  
i)  $Ide = 100 \times 10^3 \times n$   
 $Ide = \frac{25m}{\pi} \Rightarrow I_m = Ide \times \pi$   
 $Ide = \frac{25m}{\pi} = \frac{Vm}{R_L + 2R_F + R_S}$   
 $R_L = \frac{Vm}{Im} - 2R_F - R_S$   
 $Ide = 200mA$ .  
i)  $Ide = 200mA$ .  
 $Im = \frac{\pi Sde}{2} = 314.16mA$   
 $R_L = \frac{Vm}{2} - 2(s) - 10$   
 $R_L = 200mA$ .  
 $Im = \frac{\pi Sde}{2} = 314.16mA$   
 $R_L = 200 \times 10^3 \times 70 = 14v$   
i)  $Vde = 200 \times 10^3 \times 70 = 14v$   
i)  $T = \frac{Vm}{2m} - 2R_F - R_S = \frac{28.28}{314.16 \times 10^3} - 2(s) - 10$   
 $R_L = 70.2$   
 $Vde = 200 \times 10^3 \times 70 = 14v$   
i)  $T = \frac{Vm}{\sqrt{2}} = 0.483 \Rightarrow V_{1005} = 7.46 = 0.483 \times 14 = 6.7V$   
 $Vam S = Vvde + V_{1005} = 15.5 V.$ 


3

# Photo Drode

A photodeode is a PN Junckon & PIN semiconductor device which converts a kight energy ento an electric current. I voltage depends upon the mode of operation.

The current is generated when photons are absolved in the photodiode. It is also referred as a photodetector & photosensor. photodiodes are specially designed to operate in reverse bias condition.

The construction of photodiode is similar to the normal PN junction Diode. PIN structure [p-type: interview: N-type] is used instead of pN junction because pIN structure provides fast response time. This construction technique is called ion implantation, where the surface of layer of N type is bombarded with p type sition sons to produce p-type layer of 1µm thick. During the formation of the diode, excess elections more from n-type to p-type and holes from p-type to n-type this process is called diffusion. resulting in Depletion layer circuit Symbol.



#### Working:

The width of the depletion sequences is more incase of the severe bear condition hence photodicale is operated in reverse bear condition. The junction of photodicale is reverse bear condition. The junction of photodicale is illuminated by the light rousice. The photons strike the junction surface. The photons impart their energy in the

40

Scanned by CamScanner


film of light to the junction Due to which the covalent bonds present in the depletion region will break into free electrons and holes. These are attracted by the potential access the depletion region which leads to the current called photon current. These is a flow generent in the pN junction when there is no light illuminated that current is called Dark current.

Park walent

10,000 Wm

15000 Wm2

20000Wmt



The V-I characturpture of photo diade it as shown in fegure.

### Applications:

photo Diades are mainly used to measure the intensity of kight i.e kight melicips
Solar cell panels
optical communication system.
canaa kight melicip and street kights.
Sonoke peterloops
Burgler' Alaram.
Legic circuite and analyzees
consume perices kike Cp playees, Televisions and remote controls in VCRs.
Automotive pervices.

Scanned by CamScanner

0.5 1.0

100

209

300

-400

fig: V-I characteristics of


VIR (MA)

photo deade.

## Light Emitting Diode [LED]

LED is a pN-junction Diode which emitte tight when an electric warener passes through it in the formed direction. It is a device which converts Electrical energy into light energy. This phenomenon is called Electroluminescence.


The Seniconductor material used in LED is Gallium Argenide [GaAs], Gallium phosphide (GaP) of Gallium Assenide phosphide [GaAsp].




pN junction as the electrons was from the N-Region and Recombine with the holes existing in the p-region. Free electrons are in the conduction band of energy levels, while holes are in the valence band. Thus the energy level of the holes is less than the energy levels of the electrons. Some particles of the energy must be dissipated to recombine the electrons and holes. This energy is emitted in the form of heat & light.

The Waking of the LED depends on the quantum theory. The quantum theory states that when the electrons decreases floor the higher level to lower level, it earlie energy in the form of photons. The energy of the photons is equal to gap blo the higher & lower level i.e. E=hV

The above equation shows that, the frequency of the emitted light is directly proportional to the Energy gap.





tig: Working of LED.

When the junction is reverse biased the LED produces no light. GAAS LEDS emits inflared (IR) radiation which is invisible. GAASP enerts either red & yellow visible leght. The colone of the enrilted light depends on the band gap of the semiconductor.

Advantager of LEP.

1> Lower energy consumption => Longer life time => improved physical sobustness

- Hy Sonallee pixe
- 5) faster switching.

### Applications:

1) Used in remote conteol systems such as TV & LCD remote.

- a) used in electronic calculators for showing the digital data
- is used to teaffic signals for controlling the teaffic crowds to citie
- HIS loped in Digital computers for displaying the computer Data

5) Used in nedical devices & Camera floppes.

### Photo Couples

photocomplex is a component that transfers electrical signals between two isolated circuits by using light.

It is a packaged device that consists of emilter and a pensor of hight that transfers electrical propole blue two isolated circuits by using hight.

photocomplexs & optocomplexs are used to provide many functions: they can be used to king data accoss two circuits. they can be used within Optical encoders. where the optocomplex provides a means of detecting visible edge transitions on an encoder wheel to detect possition

### construction:

All optocomplex consists of two elements: a light source which is almost always a hight emilting diode (LED) and a photosensor typically a photosesistor, photodiade photo transistor, sillicon - controlled sectifier (SCR) of triac. Both of these elements are reperated by a dielectric (non conducting) barrier.




fig: photocomplex.

Working: when input merent is applied to the LED. it Switches ON and envits infrared tight; The photosleppor then detects this light and allows merent to flow through the ortput side of the armit. conversely. when the LED UOJIno unrent. Will flow through the photosensor by this method, the two flowing merents are electrically isolated. It consists of LED and photo diade where the circuits are isolated electrically. The above figure shows the basic operation of an optocomplex.

### Applications:

is Enput & output switching, especially to electronically notey environments

a) switch mode power supplies

5) controlling transpotors & triace 3) Signal reolation 6> modern communications. 4) Power control

### Voltage Regulators

A voltage regulator is an electronic device & accuit that maintains an essentially constant autput voltage for a range of input voltage & load values. It is one past of a dic power supply.

It & possible to incorporate the complete viecuity of the regulated power supplier on a monolithic sellicon chips.

Ic voltage regulators are basically series regulators with all the basic blocks present inside the IC. Therefore It is easier to use IC voltage regulator instead of discrete voltage regulators.


Important features of IC Regulators

1) Reduction in size
a) Mass production, cast can be reduced.
a) programmable output
A) No external components are required
b) Internally provided short circuit limiting
b) Thermal shutdown.
c) Floating operation factitate higher voltage.
a) output current in excess of IA.

The JC voltage regulators are classified as follows by fixed voltage Regulator 2) Adjustable voltage negulator 3) Switching Regulator.

The Ic voltage negulator contains the circuiting for reference source, comparator, amplifier, control device and overload protection all in a single Ic. It is available in 2 types of packages.

17 Metal(aluminizum) Can package (K package) & plastic package (T package).




### 78xx Series Fixed IC voltage Regulator

The LM78xx series is 3-terminal voltage regulator available in IC form. It is available with reveral fixed output voltages making them useful in wide range of applications. It is manufactured by National Semiconductor. In LM 78xx: 78 indicates that dp is the and XX=05,06. 08, 10, 12, 15, 18, 24

EX: LM7805 is +5v voltage regulator 7812 is +12v voltage regulator 7824 is +24v voltage regulator.

Block Diagram: The functional block diagram of ABXA series is as shown in figure below.



The built-in reference voltage Vsey drives the non-inverting input of the operational ampli fier. Due to the high gain of the ampli fier, the error vig blue the inverting and non-inverting terminals is almost zero. This makes the value at the inverting and the "inverting terminal both same is Vsef. Thus, the undert flowing through the potential divider can be written as.  $I = \frac{V - v_{op}}{2}$ 

The same werent flows through the Resistor -R, Thus the output voltage can be given by

$$V_{out} = \left[\frac{V_{set}}{R_2}\right] \left[R_1 + R_2\right]$$

The above equation shows that, the output of the Regulator can be controlled by putting desired values of R, & R2.

The IC has a series page teansiptor that can handle more than 1A of load current provided that adequate heat sinking is used.

It also has thermal shutdown and warent kiniting options. Thermal shutdown is a feature that will turn off the IC as soon as the internal temperature of the IC rises above its preset value. This rise in temperature may mostly due to external voltage, ambrent temperature. The preser cut-off temperature is 175°C.

Due to thermal shutdown and heat sinking. Devices made of ABXX series are more durable. Though these are designed as fixed vig regulators, Can also be used with external components to obtain adjustable voltages and currents.

## 7805 Fried IC Voltage Regulator

They is the most commonly used fixed IC vig sequention since many by the electronic components Require fexed 50 supply.

Insequlated 1 LM7805 2 Regulated fig shows the connections vio LM7805 2 Sur & 7805 as a fixed vlg IC, I = IC regulator.

(44)

Scanned by CamScanner

Pin I accepts survegulated input voltage and pinz gives regulated output vlg=5v, pinz is a ground terminal.

A capacetor (in (ci) is required to cancel out inductive effects. and capacetor 6 [c2] is to improve the transient response of the regulator and also to reduce noise present at the output. The (in capacitors is connected between the input terminal and the ground terminal. The 6 capacitors is connected blue the ground terminal and the olp. The typical values of C1862 are 0.1 and [MF respectively.

The difference blus Vin & Your [i-e Vin-Your] is called dropour voltage and it must be suprically av for 7805.

\_x x\_\_\_\_

### module -2

### FET And SCR


Field Effect Transistor [FET].

FET is a three territ nal semiconductor device in which current conduction is by Only one type of majority Carriers.

\* FET & a voltage controlled device where as BJT is a current controlled device. i.e.

Drain current in FET is function of 2/p vigwhere as in BIT of pursent i.e collector current is function 9 I/p current.

of The Atree terminals of FET are, Gate, Drain and P Drain(D) Source.



ID = f (VGS) Source(S)

\* The current conduction is due to the electric field generated by the majorety charge carriers hence the name Field effect transistor.


\*. Unlike BJT. FET requires virtually no input water and gives an extremely high input series tance

+ It is called unipolar device: current carried by only one type of charge particles, either electrons of holes. Hence FET is called Unipolar device.

\* It requires less space than BJT, hence preferred

\* FET has very high slp impedance. Typically is the range of one to several Mega ohns.

 $\odot$ 



Scanned by CamScanner

- 8> Loss sensitive to changes in input signal
- a) Gain is less in IFET
  amplifieur. Hence gain
  B.W product is less
  D) It is of two types
  namely n-channel &
  p-channel FETS.
- 8) Highly singitive to changes in ilp signal.
  9) Gain is large in BJT


  anpleficity. Hence gain
  Bandwidth product is large.

  10) BJT is also of two

  types npn transistors and
  pnp transistors.

### The JFET

The JFET Ljunction field effect transistor] is a type Q FET that operates with a reverse biased projunction to control current in a channel. Depending on the structure JFETs are classified into n-channel and P-channel. JFET.




to each end of the n-channel. The Drain is the repper end and the source is at the lower end. The two p-type regions are diffused into n-type material to form a n-channel. The p-type regions are connected as gate terminal. In the absence of any applied potential the JFET has two p-n junckons render no-bias conditions.

P-channel JFET: In this the major part is p-type material. The two n-type material is diffused into the p-type material to form a p-channel. The two n-type material are connected together to form a gate terminal. The structure and the symbol is as shown in fig.

Operation of n-channel JFET

Let us conjeder in channel IFET biased with Vos [ vy appked blue drain & source] and yas [vy appked blue gate & source.



i.e. the projunction blue gate and source is Constantly kept in Reverse biased conditions. Since the porjunction is reverse biased there will be Very small amount of current of eventually it is Kero. i.e. IG=0. Because of the VDS applied blue the drain & source, which attaracts the electrons from the n-material which leads to flow of current flom Drain to source as shown in figure. Cared when VGs<0 and VDS>0.

The to connected vlg, the majority carriers i.e. elections tegin to flow from some to drain reducing the depletion region and interases the channel width this stuan of electrons makes the dear warent. Is. Stree gate is heavely doped and the channel is lightly doped, the width of the depletion region will Spread in the Channel. Since n-material is resiptive, the drain current causes a vig across the channel. This vig deop vereese blases the p-njunction and causes the depletion regions to penetiate slowly into the channel. when the large negative gate somace vig is applied the depletion region penetratis more into the n-channel. PINE Vos The depletion region width i nore at deain side compared to somace ride: 1Gs as shown in fique. as we go on increasing negative vig accoss gate source the depletion regions almost toucheach other

which makes death werent to reduce.

Construction and Working of p-channel IFET.





fig: Braking & p-channel JFET.


The p-channel JFET is constructed similar to the n-channel JFET but with reversal of p and n-type material as shown in figure above there all the current and voltage applied will be reversed. Channel width is maximum for Vgs=0. The channel width is reduced by intreasing positive gate to Source voltage. Vgs is the for p-channel and Vbs is negative.

# output characteristics / Drain characteristics

output d'Drain characteurstrice qui JEET is a plot of olp menent i.e Drain menent veryons output voltage i.e Drain to source vig. Keeping VGs constant 9.e input vig constant.

The experimental set up for measuring the output characteristics are as shown below.





-lig: Experimental setupto plot JFET characteristics

Drain characteristics.

i) when VGS = VDS = 0. The channel is entirely open. of VDS=0 there is no attarractive file for the majority (arrives and hence deain werent does not flow. ) when VGS=0 and when a small amount of VDS is applied. The deain werent starts to flow. As we interase VDS towards the the voltage. It interases the reverse bias on gate source junction and Causes depletion region to peneteate into The Channel reducing the channel width making the Drain Current to be constant.

At some value of Vos. the drain merent ID Cannor be intreased further due to reduction in Chan nel width. The voltage at which ID reaches to its constant Eaturnation level is called "princh of" Voltage (Vp).

when the external bias of -N is applied blue the gate and pornace. the gate channels junctions of the channel available for conduction.


Drain characteriptions of JFET is divided into four regions.

- Dennic region: In this region, the ID current varies linearly with VDS satisfying the ohmis law hence the name Ohmic region.
- (2) <u>Saturation region</u>: This is the region, in which ID weeker armains constant and does not vary with VDS:
  - ⇒ <u>cutoff</u>: when VGs made sufficiently negative. It is reduced to zero. This is lauged by widening of depletion region to point where it completely closes the channel. VGs at cut-off is called <u>VGs(off)</u>
- H) <u>Breakdown Region</u>: If VDS is keep on interasing. Ittle voltage will be reached at which gate channel junction breaks down due to dualanche effect. It this point the deain when thereases very vapidly and device may be destroyed.

Ipss is the maximum deain when the VGs = 0. It is the gatheated when the the deain & power.

### Drain characteristics of p-channel JFET.

The output characteriptics 9 p- channel JFET is as Shown in fig. In this the Somace is positive wars to the obtain. It is similar to the n-channel JFET except the voltages VGs and Vos have reversed polarifies and when Ip flows in reverse direction.



# Transfer characteristics of JFET


It is a plot of output werent i.e ID [Drain Current] to input voltage ite VGS [Gate to some vlg] keeping Vos constant.

The relationship blue ID & VGs is non-linear. This characteristic is defined by the equation

$$I_D = I_{DSS} \left[ 1 - \left( \frac{V_{GS}}{V_P} \right) \right]^2$$

where ID -> Drain current Vp -> Constant IDSS -> constant Vgs -> control variable.

As Vgs decreases Is intreases exponentially. The teansfer characteristics of IFET is drawn using. 17 Equation a) olp & Drain characteriptics.



3) Drain to source respitance (rd)

P Transconductance: (gn): It is defined as the ratio 9 change in deain werent for change in gate to Ronace V/g with VDS = constant. It is nothing but the plope 9 the transfer characteristics of JFET. 9m is also called as mutual conductance. The Unit is ms(millissiemen) & MA/V.

9moi It is teans conductance measured at VGS=0. It is normally given in the data sheet. The approximate value of gm at any point on the iteansfer characteristics is calculated using.

$$q_m = q_{mo} \left[ 1 - \frac{V_{GS}}{V_{GS}(off)} \right]$$

When goo is not given in the data sheet: 9mo= 2 IDSS 1VGS(041) 1

3) Input Reniptance: JFET operates with its gate-longe junction several brased, which makes the emput reliptance at the gate very high. The input reliptance can be determined by - RIN= VGS JGSS

Igss will be given in datashert. Igss is gate reverse current. The gate reverse anear increases with temperature


thus deceases the 2/p resistance.

3) Ac deain to Source resistance (rd)

The drain registance vol is the ac resistance blue drain and sorrisce terminals when JFET is operating in saturation region, vol is given by.

Nd = AVDS AID VGS = constant

dbove pinch qq. the drain current is relatively constant over a range q drain to source vbg. large change in Vos produces very small change in ID. Since characteristic is flat in saturation region. ID. Since characteristic is flat in saturation region. Id is not captly determined. It may also be expressed as an output admittance. The admittance is given by the expression



H) Amplification-factor: ( $\mu$ ) The drupkification factor is defined as rate of change of drain to source vig to rate of change of gate to source vig heeping drain when constant of gate to source vig heeping drain when to onstant The expression for amplification factor is given by,  $\mu = \frac{\Delta V_{DS}}{\Delta V_{GS}}$  ID is constant.  $\mu = \frac{\Delta V_{DS}}{\Delta V_{GS}} = Nd.gm.$  5) Power Dissipation: (PD)

Power dissipation can be defined as product of drain current and drain to some vig. The expression for power dissipation can be given by.

 $P_{D^{\pm}} \ \mathbb{T}_{D} \cdot V_{DS}$ 

IFET Transfur characteristic is expressed by. ID=IDSS [1-VGS 12]

The above equation is also called as <u>"Square Law"</u> or <u>Drain werent equation</u> for JFET. ID can be determined for any VGs, if VGs(off) and IDSS is known. ID is function of goguare of applied ilp voltage VGs Hence the name <u>"Square law"</u>

problems:

V For the JFET shown in fig: Vas(app) = -4V and JDSS= 12mA. Determine the minimum value of VDD required to put the device in the constant current region of operation when Vas= ov Soln: Given RD= 560 ST. Vas(opp) = -4V .: Vp = 4V. JDSS = 12mA. The minimum value of I = I = VDD VDS for the JPET to be in Constant current region is VDS = Vp = 4V

In the constant - warent region with 
$$V_{GS}=0V$$
  
 $I_D = I_{DSS} = 12 \text{ MA.}$   
The drop across  $R_D$  is  
 $V_{RD} = J_D \times R_D = (12 \text{ MA})(560.7)$   
 $V_{RD} = 6.72V$   
dpplying kirchhof's law around the drain ext  
 $V_{RD} = V_{DS} + V_{RD}$   
 $= 4 + 6.72$   
 $V_{DD} = 10.72V$ 

This is the VIg at Vop to make Vos=Vp and put the device in the constant unsent region.

→ For a QN5459 JFET, it is given IDSS=9MA and VGS(off) = -8V (Maximum). Using these values. determine the dearn when t for VGS=0V, -IV and -4V.

Sdn: VGs=OV,

 $D = D_{DSS} = 9MA.$ 

for 
$$V_{GS} = -IV$$
.  
 $I_D = I_{DSS} \left( 1 - \frac{V_{GS}}{V_{GS}(0+1)} \right)^2$   
 $= (9MA) \left( 1 - \frac{-IV}{-8V} \right)^2$   
 $= 9 \times 10^3 (1 - 0.125)^2$   
 $\overline{I_D} = 6.89 MA$ 

Scanned by CamScanner

Santes Ves The

For 
$$V_{GS} = -4V$$
  
 $I_D = (9mP) \left(1 - \frac{-4V}{-8V}\right)^2$   
 $= 9 \times 10^3 (1 - 0.5)^2 = 9 \times 10^3 \times 0.25$   
 $\overline{I_D} = 2.025 \text{ MA}$   
The following information is included in the datashed  
 $The following information is included in the datashed$ 

Soln: 9mo= 5000 pls, Ipss= 3×103 A, Vaslay)=-6V

$$9m = 9m_{0}\left(1 - \frac{V_{GS}}{V_{GS}(0_{H})}\right)$$
$$= 5000\left(1 - \frac{-4V}{-6V}\right)$$
$$9m = 1667\mu S$$
$$D = T_{DSS}\left(1 - \frac{V_{GS}}{V_{GS}(0_{H})}\right)^{2}$$
$$= 3\times 10^{3}\left[1 - \frac{-4}{-6}\right]^{2}$$

ID = 333 MA H> A Given IFET has following characteristics: IDSS = 12 MA, VGS(041) = - 5V and gmo = 3000 MS Find

Scanned by CamScanner

An and Ip when 
$$V_{G,S} = -2V$$
.  
Coln: Given: Ipss = 12mA,  $V_{GS}(e_{ff}) = -5V$  and  $q_{mo}$ ; 300 ques  
 $V_{GS} = -2V$ .  
 $q_m = q_{mo} \left[ 1 - \frac{V_{GS}}{V_{GS}(e_{ff})} \right]$   
 $= 3000 \times [0^6 \left[ 1 - \frac{-2V}{-5V} \right]$   
 $\overline{q_m} = 1800 \mu s$   
 $I_D = I_{DSS} \left[ 1 - \frac{V_{GS}}{V_{GS}(e_{ff})} \right]^2$   
 $= 12 \times [0^3 \left[ 1 - \frac{-2}{-5} \right]^2$   
 $\overline{I_D} = \frac{4320 \mu A}{2}$   
E) A certain JFET hap an I\_{GSS} eq -2nA for  
 $V_{GS} = -20V$ . Detunctine the input restrictance  
Soln: given: I\_{GSS} = -2nA  
 $V_{GS} = -20V$   
 $R_{IN} = \left| \frac{V_{GS}}{I_{GSS}} \right|$   
 $= \frac{20V}{2nA}$   
 $\overline{R_{IN}} = 10,000 M_{SD}$ 

METAL OXIDE SEMILCONDUCTOR FET [MOSFET]

This is very small hence can be used to design high density VLSI ckie. Mosters has no pr junction structure. Instead the gate of MOSTET a insulated from channel by a STO2 layer. Due to this slp resistance is very high

Because of the inpulated gate. Itray are also Called as IGFET'S [Inpulated Gate FET'S]. They are two types.


1) Depletion (D) MOSFET

3) Enhancement (E) MOSFET.

## Enhancement MOSFET (E-MOSFET)

E-MOSFET operate only in the enhancement mode and has no depletion mode. There is channel exist blue brown and the powerce. we have to brate & enhance a channel blue drain and the powerce hence the name Enhancement MOSFET.


> Below fiquere shows the structure of E-MOSFET. [Doing] & Sion Layer



Construction: Two highly doped a regions are diffused vinto a legitly doped p-type substrate. The sone is and drain are taken our through metallic contacts to n-doped regeons as shown in tig.

There is no direct contact of the gate terrinal with the substrate. There is a large of Sig which acts as a barrier & ingulator blue gate terninal and the Bubstrate. It has fore tremenals. Gate. Drain and the ponsee along with substrate (SS) terninal of body. The substrate and the source terrenal is always interconnected. There is no channel exect blue Drain and the source under no bias condition.

operation:



when a tre vig Vas is applied blue the gate and the source terminal al shown in fig. The the potential at the gate terminal attracts the minority charge Carriere from the p-type substrate. These attanacted minority charge corrier ire électrons get accumulated over the layer of psubstante. The holes to the prubpliate thereby forming channel. The holes in the prubput


pushed down. The attanaited electrons will not be able to cropp the gate turninal because of the layer of SiO2 which acts as barrier and prevents the electrons in the induced channel from being attanacted by gate terminal


The VIG applied blue Drain and the source i.e VDs attanants the electrons which will cause the flow Q Is werent through the induced channel. As VGs inweaped more electrons will be attanaited and hence inweaped the Ip whent.

The lower value of VGs for which there Ip weent just starts flowing is called "Threshold voltage" (V7).


channel does not exist with VGS = 0V and enhanced due to application of a tree gate to powere VG. Hence the name enhancement MOSFET.

The Drain Characteristics and Transfer characteri -stics are given below. ID(MA)






N-Channel E-MOSFET. The dotted line indicates that there is no channel blue Drain and the Bonrie. In some Capes substrate and the poweres will be interconnected which is shown in fige



Scanned by CamScanner



p-channel E-MOSFET...

P channel E-MOSFET is exactly opposite to that of n-channel MOSFET. construction, Drain characteristics. Transfer characteristics and symbol are as shown in above fig.

[Note] p-channel E-MOSFET and D-MOSFET construction and Operation you need to study by youakelf.


#### Depletion MOSFET (D-MOSFET)

In this type 9 MOSFET. There exist a depletion layer & channel blue the drain and the Source rinder no bias condition.

#### N-Channel D-MOSFET:

In this two specially doped n- regrons are diffused within a lightly doped p-typed substrate. These enormorely doped n-regrons characterises source and drain. The source and the drain terminals are linked via metallic bond to n-doped regrons. attached via n-channel. The gate is also connected to metal surface but insulated by a very thin layer 9 Siloz. Substrate.

Thus there is no direct electrical connection blu gatefichannel of a MOSFET, increasing the input impedance of device.



Eq: operation of n-channel D-MOSFET

When Vos is applied kuping VGs = 0 by directly connecting gate to source terninal free electrons from the n-channel are atlanaited towards +ve potential eq dean turninal.

This establishes werent through the channel to be denoted as Ipss at VGs=OV.

If we apply -ve voltage alloss the gate and some terrinal. It regative charges on the gate treminal repet and get attanacted by the tree charges in the substrate. This initiatis a recombination of repelled electrons and holes from the p substrate. This recombination depends on magnitude of negative voltage applied to the gate. Hence the number of free electrons reduced due to the recombination in n-channel for conduction reducing the Drain waser. The n-channel is depleted rome of the electrons thus de year of the channel conductivity hence the name depletion MOSFET. The greater the depletion of n-channel electrons @ With increasing negative bias for VGS. the level of drain current will deduced as shown in fig. The Drain characteristics and the Transfer characteristics are as shown below. IpimA.




fig: Transfer characteriptics





fig: Drain characteristes

If the possible voltage is applied blue the gate and source terminal. Which enhances the number of electrons in the channel in contrast to that observed with VGs = 0. Hence the sequence of possible gate voltage on the transfer characterry to (an be sequered as enhancement region.

p-channel Depletion Type D-MOSFET

The below figures shows the structure, transfer characteristics and boats characteristics of p-channel ID (MA) type D-MOSFET. Jolm A) p Proto(D) VGS=-IV VGS=OV Vas=IV G substate Substrate YGS=2Y Gate VGS=3V 23456 V65 VAS(V) Fransfer characteriptics Drain (sonace) structure Cha ralteristigs

Scanned by CamScanner



P-channel depletion type MOSFET construction is exactly reverse q n-channel deption type MOSFET. In this substrate is n-type. regions and channels are q p-type

Voltage polarities and current directions are reversed. The difference from n-channel characteriptics are, Vosis with negative values. Vgs will have opposite polarities. and ID in the opposite direction.

Comparision between JFET & MOSFET.

#### JFET'S

- 1) IFET is fabricated using a semiconductor bar which acts as a channel
- 2> Fabrication process is complexe.
- 3> JFET does not contain an insulating sition dioxide layer
- H> IFETS are operated in depletion made only
  - b) JFETS have larger drain resistance in the range of 100ks to 1MJ

#### MOSFETS

- is MOSFET is fabricated on a Semiconductor substrate
- 2) Fabrication process is simple and casy
- 3) MOSFET'S are fabricated with SIO2 Layer.
- 4) D-MOSFET is operated in both enhancement mode and depletion mode. E-MOSFET is in Enhancement mode only.
- 5) MOSFETS have lower drain resistances in the range

of 1kn to 50Kr.

- 6) The input sepistance effered by JFET are lesser in the range of 1952 to 10952
- 7) The leakage when is more in JFETS in the range of IONA to LOOMA
- 8) IFETS are not so widely used in electronic and computer Industries

- 6) The input sestplance offered by MOSFET are much higher in the range of 10<sup>13</sup>2 to 10<sup>15</sup>52
- 7) The leakage current is much lesser in MOSFETS in the range of leph to loopA.
- 8> MOSFETS are extensively in digital electronics and computer industry.

# <u>CMOS</u>

Complementary metal oxide semiconductor [CMOS] technology is one of the most popular technology in the computer chip design industry and broadly used for integrated circuits in numerous and varied applications.

All the computer memories, Chus and cell phone make ruse of this technology. for micropressors, microcontroller chips, and also memories like RAM, ROM. EEPROM and application specific integrated circuits [ASICe] CMOS transistor consists of both P-channel Mas [PMOS] and N-Chan el Mos [NMOS].

#### CMOS Invatu

Consistence is a transistor made up of two complementary teansistors. It consists of n-channel & p-channel on a single substrate. The cross inverter consists of two transistors types which are processed and connected as spewn in fig.





fig: structure q mos inverter. The Inverter is a logic cht which is going to invert The given input i.e complement of the input will be obtained as output. If the inputs are thigh ofp will be how. And if the JIP is how old will be thigh. The complementary N-type and p-type E-MOSFETS are connected in series. The gate terminals are connected together to form input terminal. The output terminal is formed by connecting deats terminals together. Source taminal s, is connected to ground and source terminal Sz is connected to Voltage Ves. The simplified diagram of cmos inverter using

two teansistor and as switch is as shown to fig below.



operation using switch. cmas inverter Coseil: when vin is Low, the gate source voltage (VG252) of p channel is equal to -Viss. The pmos will get activated

Scanned by CamScanner

PMOS

switch.

\*VOLE

NMOS Switch

des,


ie PMOS pwitch will be closed providing low Rusplance P Path blue Viss and op terminal. since gate Bonace vlg VGISI EQ N-channel EMOSFET is OV. It will be in the OFF state, which Results in high impedance blue the autput & ground. Hence Your is equal to supply vlg Vss i.e. Your = High.

Case ii) when Vin = High. the gate house vig (VG252) of The PMOS is equal to OV. The PMOS will be in OFF state providing high OV. The PMOS will be in OFF state providing high Secretance. The gate powerce vig (VG151) of the NMOS Secretance. The gate powerce vig (VG151) of the NMOS Secretance. The gate powerce vig (VG151) of the NMOS Secretance. The gate powerce vig (VG151) of the NMOS Secretance. The gate powerce vig (VG151) of the NMOS Secretance. The gate powerce vig (VG151) of the NMOS NMOS, which is equal to VSS. which will turn on NMOS, which is equal to VSS. which will be provides less impedance and olp terminal will be provides less impedance and olp terminal will be provides less impedance and olp terminal will be provides less impedance and power dispipation because This CMOS inverter has low power dispipation because This CMOS inverter has low power dispipation because any one MOSFET will be in ON state at a fine.

Selicon Controlled RecEfier [SCR]

A Silicon controlled Reckfier (SCR) is a forg-layer unidirectional semiconductors device made of silicon which can be used to provide a selected power to the load by controlling the current. SCRs are also the load by controlling the current. SCRs are also called as Thyliptor. [SCR is a one lifter of Thyriptor]. Called as Thyliptor. [SCR is a one lifter of Thyriptor]. SCR is a three terminal device with four layers.

SCR is a fine junctions J. J. J. J. The four hence it has three junctions J. J. J. J. The four layers are alternate p and n type material. It is nothing but a sectifier and junction transistor. The two types are, NPNP and PNPN SCR. The three terminale are Anade (A), Cathode (K) and Gate [G] The structure and symbol is as shown in fig below.



PNPN structure NPNPstructure.

To forward Bras the SCR, connect Anode to the of supply vig. which makes J18 J3 forward bias and J2 reverse beas wart applied vg. To Reverse Bras the SCR connect Anode to -ve

of supply vig. which makes J. & J3 Reverse bras and Is forward bias wirt applied vlg.

In PNPN SCR, the onter most player is taken as senode turninal. the onter more N-layer is taken as cathode terminal. The gate terminal is staken out from the player which is near to cathode terminal. SCR Can be operated in three defferent modes > Forward blocking mode a) Forward Conduction mode 3> Reverse blocking mode The anode terminal is connected to positive Working of SCR:

terminal of power supply, cathode terminal is connected to negative terminal of power supply and positive pulses vig are applied at gate terminal. The SCR is forward biased.


The current starts flowing from anode to calhade (15) This mode is called forward conduction made. Once it is forward biased there is no need to apply any voltages at gate turninal. Gate terminal is used to just to trigger the circuit.

SIR would be to ON State until it would turned OFF. The SCR can be truned off by reducing gate vig & by shorting Anode & cathode together -through transistor & push button.

## Two Transistor Model.

View

If we take the GOSS Sectional of SCR, we can See two teansistons connected back to back as shown is figure below. The two transistors are NPN &



model

9) Two teansistor equivalent model.

The upper left one is pNp transistor and The lowe right NPN type. The two transistors are connected In such way that the collector of NPN is connected base of the prip and the collector of prip is connected to base of NPN transistor And the gate terminal is brought out from the base of NPN.

... The olp of one transistor will act as an input to other transistor i.e.

for q, teansistor:

 $I_{C_1} = \beta_1 \cdot I_{B_1} \qquad I_{C_2} = \beta_2 \cdot I_{B_2}$ 

IB2 = IG

 $\therefore$   $I_{c_2} = \beta_1 \cdot I_{B_1} \cdot \beta_2$ 

 $\mathbb{I}_{C_2} = \beta_1 \cdot \beta_2 \ \mathbb{I}_{B_2}.$ 

This gives net gain of loop ckt as BIXB2 where BIXB2 are current gains of two transistors.

Switching Ackon

ster us consider two transistor model of SCR as

(ase i) when gate current is Zero i.e [VG=VBE=0] of the gate terminal is open.

The only current in circulation The only current in circulation is the leakage current which is is the leakage current which is very small in case of pilicon device and the total current is little higher than the sum of indivisual leakage current. Under this condition SCR is said to be in

fg: When VG=0. forward blocking mode & High impedance state & OFF state.

Case is Vg= a small vlg.

when small amount of gate current is given to the base of transistor 92 it VBE = VG by applying forward bias to its Base employed junction as shown in fig.

fig: with Vg applied.

The Vg applied generates base (6) current to Q2 i c IB2 which inturn gives Ic2 which is B2 times the Ica.

The collector current 9 92 is fed as 3/p current 9 91 and render goes further amplification by multiplying Ice with B1.

This way both the transistors feedback each other and the collector current of each goes on multiplying This process is very quitch and soon both drive each other to saturation. Now the SCR is in ON state. The six can be turned off & Can control the current only through external ext.

#### TURN OFF Methods.

The process of turning off a SCR is called Commutation. By the process of commutation. The SCR operating mode is changed from forward conduction mode to forward blocking mode.

These are two methods of commutation of SCR 17 Natural commutation

of Forted commutation.


Natural commutation: The process of turning of a thyristor without using any external circuit is known as Natural commutation.

This type of commutation is possible only in AC applications. When using AC supply the cussent passing through the device is alternating. This alternating current go to peak, zero and then through

Due to this SCR tuens off when peak negative value. negative vig appears accoss the VS Q1 RE1VO SCR. As there is no spl chr to tuen aff scr This is called fig: Natural commutation Natural commutation. 2) Forced commutation: The process of the sing off a SCR by asing extand wints is called forced commutation. This method as commutation is used for DC commutation. Since De la unidérectional int carit make SCR to buin app. So external cht to be connected to make current to be equal to zero forcibly. Hence it is called forced commutation and is also called The external ckt used for commutation process is called as commutation ckt. and the elements are DC commutation. Called as commutating elements. X aion' QI QI QI OFF ON OFF fig: Forted commutation. Characteristics q SCR. [V-I Characteristics] The V-I characteristics of SCR & the plot of applied forward vig versue Anode current IA. The characteriptics are as shown in figure. The characteristics are devided into different region which one explained below. The characteristics are obtained by applying forward biasing.

IA (MA) IG3 / IG3 / IG70 1) Forward Break over voltage: VF(BR) conduction region. It is the vig above which the 163 162 161 SCR entres the conduction region. This vig decreases as IG increases Reverse Breakdowning 2756=0 2) Holding weent: It is the VF3 VF2 VF1 VF(BK) VF Reverse value of wovent below which blocking forward blocking region region SCR switches from conduction state to forward blocking region under stated conditions fig: V-J characteristers of => Forward & Reverse blocking Regions: These are the segions corresponding to the Open cht conditions for the SCR which blocks the flow of current flom anode to cathode. Hy Reverse Breakdown vig: It is the reverse anode to cathode vig at which zenes & avalanche breakdown takes place as in fundamental prijunchan diode and raises the current aboutly. Applications of SCR. 1) Swetching a) Rectification 3) Regulation 4) protection 57 Home appliances: Lighting, temperature control, fan Speed negulation, heating and alarm activation 6> In industry: for motor speed, battery charging power conversions. => phase control. one q the applications of SCRie phase control is dispuesed in detail.

phase control Application



phase control incuit

- \* In ac upter the scr can be turned on by the gate at any angle of wirt to the applied vig. This angle it' is called the firing angle.
- \* Power control is obtained by Varying the firing angle and is known as phase control.
  - \* phase control chr is as shown in fig above. The gate Iniggering vig is derived from the ac supply through resistors R<sub>1</sub>, R<sub>2</sub> and R<sub>3</sub>. The variable resistance R<sub>2</sub> knits the gate werent during positive hay cycles of the supply R<sub>2</sub> is a variable resistance.
  - \* If the moving contact is bet to top of resistor R2. resistance R2 will be very low and sch may thigger almost immediately at the the commentement of the the half cycle.

\* If the moving contact is set to bottom of the resistor Rz. resistance Rz will have maximum, the scr may not switch on until the peak of the the half cycle.

- \* By adjusting R2 blue these two extremes, SCR Can be switched on somewhere blue the commentance and peak of the tree half cycle that is blue 0° & go?
  - If the treggering voltage V<sub>1</sub> is not large enough its trigger scr at 90°, the device will not trigger on at all, because V<sub>1</sub> has the maximum value at the peak of the ilp and decreases with fall in v<sub>9</sub>.
    This operation is also referred as half-wave variable resistance phase control.
    - \* It is an effective method of controlling the load power
    - \* Dicole 'D' is provided to protect the SCR' gate from the negative vig that would otherwise be applied during the negative half cycle of ithe input.

XX

module - 3

# Operational Amplifiers And Applications

\* The Operational Amplifier abbreviated as Op-Amp is the best known example of a general purpose Lineas integrated circuit.


\* Op-Amp is a disectly coupled multistage Voltage anplifier with high gain. It has very high input impedance and very low output impedance ATTHE Significance & 'operational' is that the optimp Can perform mothematical operations such as. summation, subtraction. Differentiation, Integration, These operations are important in analog computers. \* Op-Amp Can also be used in Signal amplification. wave forming, servoconteols impedance transformation, Active filters, opicillators, voltage regulators, Analog -to digital and Digital to analog convertus. Op-Amps are useful in communication equipment. Proteumentation and data processing. Circuit Symbol Netvice

5 - + A -fig: ckr symbol of Op-Amp

It has two input terminals marked as a 26 b. The terminal a' is called "inverting input terminal, that is labelled with '-' sign. The terminal is 'b' is known as 'Non-inverting input terminal and is habelled with it sign. It has one output terminal labelled as 'c' in the above figure.

Since the op-Amp is an Active device, it requires a dc power supply for its operation. The power supply vlgs which are usually balanced with respect to ground are applied to the terminals -through the & -VEE.

The Op-Amp is also known as Differential Amplifier i.e. The output vlg at terminal 'c' is proportional to the Difference of the two signal voltages applied at the two input terminals



Scanned by CamScanner


The most commonly used Op-Amp IC is IC741. pin dragsan of IC-741 is.

Offrer Null - 1 I 8 No+connection. Inverting ilp - 2 c = + + vcc Non-invertingilp 3 4 6 - Ofp. -VEE 4 1 5 - Offser Null fig: pin- configuration of IC-741. Op-Amp Can be operated in two configurations.

17 Cloped loop configuration 2) open loop configuration.

Open loop configuration

VEE



In open loop. Itue will be no feedback from olp to ilp. The olp vig is given

Aa is the open loop gain of the of-Amp. <u>Cloped Loop configuration</u> <u>The closed loop configuration is</u> <del>as phown in fig. In this, pome</del> <del>vi</del> <del>vi</del> <del>vo</del> <del>poor of the output is fed back</del>


to the ip through resistor.

- + If the feedback is connected to Invaling-kinind then it is called Negative feedback.
- \* If the feedback is connected to non-inverting transmal then it is called populare feedback.
  - + Op-Amp is always used with negative feedback. The gain resulting with feedback is called closed loop gain of the Op-Amp.

Advantages of -ve -feedback

- if It reduces the gain and makes it contablable.
- of It reduces the distortion
- 3) It increases the bandwidth
- A) It incleases the ofpresistance of the op-Amp.
- is It decleaned the opp sesistance of the op-Amp
- 6) It reduces the effects of temperature and power supply.

# Block Diagram of Op-Amp.



Input stage: The Op-Anp has two Plp terminale. Its Olp stage requires dual Plp terminals with high gain 21p impedance. These requirements are satisfied by the dual-ilp balanced olp differential amplifier.

Its function is to amplify the difference blue the two ilp signals. It provides high differential gain, high ilp impedance and low olp impedance.

### Internediate High Gain Stage:

The overall gain requirement of an Optimp is very high, since the ilp stage alone Cannot. provide such a high gain. The Main-function by the intermediate stage is provides such a high gain. It consists of another differential amplifier with dual ilp unbalanced ofp.

proctically the intermediate stage is a chain of cascaded amplifiers called as Multistage amplifiers are used.

### Buffer And level shifting:

In Op. Amp, because of direct coupling the de level riper from stage to stage. This increase in de level tends to shift the operating point of the device used in the next stage. This in turn, the device used in the next stage. This in turn, limite the old voltage swing and may distort the output signal.

level to ground potential.


output stage: The olp stage requires low olp impedance, large voltage swing. This is statufied by class & putch pull emitter follower circuit.

#### Op-Amp Input Mades.


The Op-Amp can be operated in two different modes of input.

- Defferential input mode.
- es common mode input.
- 3) Single ended input.

Single ended input: In this mode, the signal voltage is applied to one input and other input grounded. as shown in fig below.




Differential Input: In this mode, & out of phase signal voltages are applied to the inputs of the op-Amp. This type & operation is also called double ended input operation.



The actput is obtained by apply superposition. -theoleon i.e. Vor, olp due to the input Vin, only and Vor olp due to the input Vinz only. The total autput will be equal to , Vo = Vor + Voz.

### Common mode input:

In this mode, & inphase signal voltages are applied to the input of the op-Amp. i.e.



Entput will be equal to zero pince at both the input terminate the same vig is applied

# Ideal characteristics of an OP-Amp

1. <u>Infinite Voltage Gain</u> (ADL = D): The open loop gain of the amplifier is very large be infinity

D. Infinite Ilp Impedance: An ideal Op-Amp does not draw any current from the vig source. connected to its input terminals. Thus its ilp impedance is infinite i.e. Zon= PD.

3. <u>Zero output Impedance</u>: The output voltage q an ideal op-Amp is independent of the warent drawn from it. This means op-amp has zero olp impedance. i e Zour = D.

4). <u>Infinite Bandwidt</u>: An ideal Op-Amp amplifies Signals of any flequency with a constant gain. Which implies that Op-Amp has infinite B.W i.e. B.W.: P.

Difinite CMRR [ CMRR= Do]

CMRR is defined as the Rate of the differential voltage gain to the common mode Voltage gain.

$$e CMRR = Ad Acm$$

6). Infinite slew rate: [SR=N].

An Ideal Op- amp has infinite slew Rate this implies that the olp voltage changes Simultaneously with the rlp voltages.

=>. The charactuipties of an ideal op-amp do not change with temperature

87 Zero PSRR [PSRR=0]:

The power supply Rejection ratio of an ideal op-amp must be equal to zero.

a) Zero affer voltage:

The presence of small olp vlg when VI=V2=0 is called an offset voltage.

For an ideal op-amp offer voltage à zero.


# Practical characteristics of Op-Amp.


- 17 <u>open loop voltage gain</u>: It is the voltage gain of op-amp when no feedback is applied. practically its value is 2×10<sup>5</sup>
- Dut using FET Effeld effect transistor for input stage it can be increased repto pereral 100M2
  - 3). <u>Output impedance</u>: It is typically few 100.52 with the help of negative feedback it can be Reduced to very small value
  - 4) Bandwidth: The bandwidth of practical open p in open loop configuration is very small by applying feedback it Can be increased to desired value. Its range of 1-to 100MHZ. typecally IMHZ.
    - 5) <u>CMRR</u> (common mode Rejection Rateo): The Rateo of differential gain to common mode gain is called CMRR. It is of the order of gods.
    - 6) <u>Slew rate</u>: Slew rate ensures that output changes stmultaneously with change in input voltage. practical value is 0.5v/pusec.
      7) <u>PSRR (power supply Rejection Ratio]</u>: It is defined as the ratio of change in input offset vlg to change in power supply vlg keeping other supply constant. The practical value is sopuly.

I


Scanned by CamScanner

Circuit q an Ideal Op. Amp





# Op-Amp Parameter



when both the ilp ter minals are shorted and connected to ground the autput should be ideally zero, but practically there excipt a small de olp

voltage known as olp offser voltage

To make old offset voltage xeeo. a small voltage is required to be applied to one of the ilp temenals such a voltage makes the output vig exactly zero. This de voltage, which makes of voltage zero is called ilp effet voltage.

For an eded op-amp both ilp-affer vlg and the olp-offset vlg must be zero. i.e affer voltages should be zero.

2). Power Supply Rejection Ratio:

PSRR is defined as the vortio q change in input voltage due to change in supply vig pooducing it, keeping the other power supply Voltage constant.

\* If VEE is constant and due to change in Vcc. there is change PIp offset voltage then PSRR is expressed as,

\* If Vcc is constant & due to change in VEE there is change in slp offset voltage. then PSRR is expressed as,

3) CMRR [Common mode Rejection Ratio]

CMRR is defined as the natio of the differential Gain [Ad] to the common mode gain [Acm]


CMRR is always expressed in Decibels CMRR = 2.0 log Ad Acm A). Slew rate:


Slew rate of an op-amp is defined as the maximum rate of change of its old vig w.r.t time & is expressed in volto per microsecond.

for 741, SR= 0.5V MARL.

Hegher the slew rate better the performance of the op-amp. slew rate indicates how fast the ofp of an op-amp can change in response to Changes in the input. The slew rate. Of an op-amp is fixed and if the rate of ofp of an op-amp is fixed and if the rate of ofp Variation with respect to time is greater than the slew rate, diptortion desults.

5). Input bias current.





It is defined as the average Value of the indexespeal weeks flowing that the Inveksy and non-inverting illp ter minuts of the op-Amp. Input offset werent is the difference blue the two currents.

### Applications of Op-Amps.

The op-Amp has numerous applications considering Some external resistors and capacitors. Few of the op-Amp applications are as follows.

- 5) voltage follower 17 Inverting-Amplifica
- @ Non-inverting Amplifice
- 3) Summer (Adder)
- A) Subtractor


- 6) Integrator
  - => Differen hator
  - sy comparator.

# Saturable property of an Op-amp.

The open loop gain of an op-amp is very high while every op-any has a property that its output can swing between two levels, decided by the supply voltage is tVcc and -VEE. Thur, if output ties to saise more than + Vcc I less than - VEE then it gets clepped and gets saturated at the level almost equal to trac and -VEE of +Visit and -Visit Eide respectively.

Once the olp seaches the Avour Saturation level it does not +Vrat increase further even of as input voltage is increased. - Vin The op-amp is then considered as saturated This is known. - Vent. as saturable property of an op-Amp. -Vour

The maximum output vig op-amp & the saturation voltage level are about 90.1 of the Supply levels. Thus for an op-Amp of supply  $\pm 12V$ , the saturation voltage levels are 90.1.  $Q \pm 12V$  1.6  $\pm 10.8V$ .




For a ideal op-any the voltage gain and the input impedance are infinite therefore the areant into the op-Amp is zero. The visitual glound is defined as a node & junction that has zero voltage worst glound but it is not physically grounded. when a non-inverting terminal is grounded, V2=0 and V, will be at ground potential without actually being grounded. Therefore the node 'G' is called Virtual ground. and it has zero voltage worst ground.

Since, ideal op-amp has inferrete input impedance and because of the concept of visitual ground all the input I; will pass through feedback resistance RF and the output voltage Vo is taken also sh the load resistance RL.

### Applications.

## Inverting Amplifier:

Inverting Amplifier is a one in which there will be 180° phase shift between the input and output of It is an amplifier which provides a phase defference of 180° in Olp w.r.t ilp.



tig: Inverting amplifier.

The above figure shows the circular of an investing anphifier. The input vin is applied to investing terninal through input sesistance Rj. Non-inverting iterninal is grounded. Rf is a feedback susciptance connected between the input and the output iterninal.

Ait I, be the user through the Resistance Ri and Ip be the userent through the feedback sesistance Rf. According to the visitual ground concept the voltage at node is zero i.e VA=0. Due to the high ilp impedance of the Op-Amp I, will not enter the Op-Amp. So I, will flow Ithrough the feedback resistor Rf.

 $\frac{V_{in} - V_{A}}{R_{i}} = \frac{V_{A} - V_{O}}{R_{f}} \begin{bmatrix} d^{2} & b_{ij} & applying & KCL & at node A & i.e. Current entering the node = current deaving the node = current deaving the node].$ 

$$\frac{V_{in}-0}{R_{I}} = \frac{0-V_{o}}{R_{f}}$$

$$\frac{V_{o} = -\frac{R_{f}}{R_{I}} \cdot V_{in}}{\frac{V_{o} = -\frac{R_{f}}{R_{I}} \cdot V_{in}}{\frac{R_{I}}{R_{I}}}$$
where  $\frac{R_{f}}{R_{I}} = \frac{C_{aen}}{C_{anplified}}$ 

The above equation shows that, the output of the inverting amplifier will be inverted verpion of the input. and Vo & Rf/R, times the input signal.

## Non-inverting Amplefier

It is an amplifier in which the input signal and the ontput signals are having phase difference of zero d. Both the input and output will be inplace with each other.




fig: Non-inverting Amplifier

The above figure shows the vecuit for a non-inverting amplifier. The input is applied to the non-inverting terninal. Inverting terninal is grounded. Re is the feedback sesistance connected between inverting terninal and the output terninal of op-amp.

on applying KCL at node -A.

B

$$I_{I} = If,$$

$$V_{i} \times I_{i} = If,$$

$$\frac{0 - VA}{R_{I}} = \frac{VA - V_{0}}{R_{f}}$$

$$\frac{0 - VA}{R_{I}} = \frac{VA - V_{0}}{R_{f}}$$

$$\frac{0 - V_{10}}{R_{I}} = \frac{V_{10} - V_{0}}{R_{f}}$$


$$\frac{V_{0}}{R_{I}} = \frac{V_{10} - V_{0}}{R_{f}}$$

KJ

$$V_0 = V_{in} \cdot R_{f} \left[ \frac{1}{R_{i}} + \frac{1}{R_{f}} \right]$$

$$V_0 = \left[ 1 + \frac{R_{f}}{R_{i}} \right] \cdot V_{in} \rightarrow Expression for old of one of the second se$$

where 1+ Re is the Gain of the amplifier. and the above equation shows that the output is in phase with the input.



fique shows the che diagram of the Investing adder. where Vo is the autput voltage which is the sug

fig: Inverting Adder using optimp. Which is the su of input voltages applied at the inverting input terminal

V, V2 & V3 are the inputs appleed through designations R, R2 & R3 Respectively. The feedbacks resignance & is connected blue the inverting and the output terminal. Non-inverting terminal is grounded since, input impedance of the Op-Amp is very high d'infinite, no current flows through the op-Amp.

Let II, I2 & Iz are the current through R1, R2 & R3 respectively.

$$V_{0} = -\left[\frac{R}{R}V_{1} + \frac{R}{R}V_{2} + \frac{R}{R}\right]$$

$$V_{0} = -\left[\frac{V_{1} + V_{2} + V_{3}}{R}\right] \rightarrow \emptyset$$

$$V_{0} = -\left[\frac{V_{1} + V_{2} + V_{3}}{R}\right] \rightarrow \emptyset$$


$$V_{0} = -\frac{R}{R}\left[V_{1} + V_{2} + V_{3}\right] \rightarrow \emptyset$$

The above equations () & () & (3) Shows that output voltage is the sum of all the sengur Voltages.

10

### Non-Inverting Adder.

In non-inverting Adder, the input voltage Vi & V2 are applied to a non-inverting terminal Horough resistor Ri & R2 respectively. and Inverting terminal is grounded. Rp is the feedback resistor connected biw of p terminal and inverting terminal.



-fig: Non-investing addre using op-Amp.

from the fig: I1+ 52=0 [:: due to high ilp inspedance no werent flows into op Amy]

$$\frac{V_{1} - V_{8}}{R_{1}} + \frac{V_{2} - V_{8}}{R_{2}} = 0.$$

$$\frac{V_{1}}{R_{1}} - \frac{V_{8}}{R_{1}} + \frac{V_{2}}{R_{2}} - \frac{V_{8}}{R_{2}} = 0$$

$$\frac{V_{1}}{R_{1}} + \frac{V_{2}}{R_{2}} = V_{8} \left[\frac{1}{R_{1}} + \frac{1}{R_{2}}\right]$$

$$\frac{V_{1}R_{2} + V_{2}R_{1}}{R_{1}R_{2}} = V_{8} \left[\frac{R_{2} + R_{1}}{R_{1}R_{2}}\right]$$

$$\frac{V_{1}R_{2} + V_{2}R_{1}}{R_{1}R_{2}} = V_{8} \left[\frac{R_{2} + R_{1}}{R_{1}R_{2}}\right]$$

At node A,

$$J_{i}^{*} = J_{f}^{*}$$

$$D - \frac{V_{A}}{R_{i}} = \frac{V_{A} - V_{0}}{R_{f}}$$

$$- \frac{V_{A}}{R_{i}} = \frac{V_{A}}{R_{f}} - \frac{V_{0}}{R_{f}}$$

$$- \frac{V_{A}}{R_{i}} = \frac{V_{A}}{R_{f}} - \frac{V_{0}}{R_{f}}$$

$$\frac{V_{0}}{R_{f}} = V_{A} \left[ \frac{1}{R_{i}^{*}} + \frac{1}{R_{f}} \right]$$

$$\frac{V_{0}}{R_{f}} = V_{A} \left[ \frac{R_{f}}{R_{i}^{*}} + \frac{1}{R_{f}} \right] \rightarrow \textcircled{O}$$

According virtual ground concept.  $V_{A}=V_{B}$ . : eq. (a) becomes  $V_{0} = V_{B} \left[ \frac{R_{f}}{R_{i}} + 1 \right]$ from eq. (b) we have  $V_{B} = \frac{V_{i}R_{2} + V_{2}R_{i}}{R_{i} + R_{2}}$ 

$$V_0 = \left[\frac{V_1 R_2 + V_2 R_1}{R_1 + R_2}\right] \left[1 + \frac{R_4}{R_1}\right]$$


 $\int det \quad R_1 = R_2 = R_3^2 = R_p = R$ 

$$: V_0 = \left[ \frac{V_j R + V_2 R}{R + R} \right] \left[ 1 + \frac{R}{R} \right]$$

= 
$$\frac{1}{2R} \cdot R \begin{bmatrix} 141 \end{bmatrix}$$
  
 $V_0 = V_1 + V_2 \rightarrow This shows that the 0/p i
- the slam of ilps V, & V_2$ 

### Subtractor [Difference Amplifier]

The incuit is designed using Op-Amp Buch that its output voltage is difference between two input voltages of subtraction of two input voltages is called subtractor of Difference Amplifier.



I fig: Subtractor & Defference Anaplifier.

-fique shows the subtractor cht. Using Op-Amp. Ref is the feedback resistor connected bliv inverting terminal and output terminal of the op-Amp.

To determine the output voltage of subtractor. Itie principle of superposition theorem is used.

(are 1) An enpit voltage V, is applied and V=0. 1.e grounding the non-inverting termenal then the respective output is Voi

$$V_{01} = \frac{-R_{f}}{R_{1}} \cdot V_{1} \rightarrow \mathbb{O}$$

The circuit is in Inverting Amphifier.  $V_1 \sim \frac{R_1}{I_1}$   $V_1 \sim \frac{R_2}{I_1}$   $F_1 \sim \frac{R_2}{I_1}$   $F_2 \sim \frac{R_2}{I_2}$   $F_2 \sim \frac{R_2}{I_2}$   $F_2 \sim \frac{R_2}{I_2}$  $F_2 \sim \frac{R_2}{I_2}$  (aper) when input terminal V, is grounded and ilp Voltage is applied to V2 on grounding inverting terminal and the respective output Vor is, Rf

amplifier.

By applying Vlg divider sule, at node B.  $\frac{V_B = \frac{V_2 \cdot R_3}{R_2 + R_3}}{= 3}$ 

on substituting @ in @.

$$V_{02} = \frac{V_2 \cdot R_3}{R_2 + R_3} \left[ 1 + \frac{R_4}{R_1} \right]$$

These file, the total output voltage,

$$V_0 = V_{01} + V_{02}$$

$$V_0 = -\frac{R_f}{R_1} \cdot V_1 + \frac{V_2 \cdot R_3}{R_2 + R_3} \left[ 1 + \frac{R_f}{R_1} \right]$$

 $\int er R_1 = R_2 = R_3 = R_f = R$ 

$$V_0 = -\frac{R}{R} \cdot V_1 + \frac{V_2 \cdot R}{R + R} \left[ 1 + \frac{R}{R} \right]$$

Vo = V2-V1 -> This expression shows that opp is the difference blue two input voltages

#### Integrator:

The lieuer of an Integrator is as shown in figure below. The input voltage V: is applied to a inverting turninal through resistance R. The non inverting turninal is grounded. The olp will be the integration of the ilp voltage.




fig: Integrator using op-Amp.

Capacitor G is connected blue output terninal and inverting terninal. G is the visitual ground. Sence input impedance of op-Amp is infinite, no cuerent will flow through op-Amp. All the current flows through capacitor.

The input V: Charges the Capacitor to a Voltage Vo. Charge on the capacitor is given by.

$$q = CV.$$

$$q = C \left[ V_{q} - V_{o} \right]$$

$$\left[ q = -CV_{o} \right] \rightarrow 0 \left[ \because V_{q} = o \right]$$

we know that, it Sus allow the q= fi.dt >2  $l = \frac{V_{in} - V_G}{R}$  $i = \frac{V_{in}}{R}$  $q = \int \frac{V_{in}}{R} dr. \longrightarrow 3.$  $q = \frac{1}{R} \int V_{in} dc. \rightarrow \textcircled{}$ Equating eq- @ & O  $-CV_0 = \frac{1}{R} \int V_{in} \cdot dt.$  $V_0 = \frac{-1}{R_c} \int V_{in} dt \longrightarrow \textcircled{b}$ Eq. Shows that output is the integral of input. RC Represents the time constant. Integrator input integrator olp. Square wave Triangular Wave step input Ramp Output Sine wave Copine wave

### Differentiator:

In a Differentiator circuit show below. Enput Voltage V: is applied to inverting -terminal -through a capacitor C. The non-inverting terminal is grounded. Re is the feedback resistor connected blue the olp terminal and inverting-terminal. G. is a visitual ground [Vg=0]. Since Enpur impedance of the op-amp is infinite. no current flows through it and all current flows through feedback susistor Re.




fig: Differentiator wring Optimp. The charge on the capacitor is given by. q = CV  $= C[V_{in} - V_{q}]$   $q = CV_{in}$   $V_{in} = \frac{Q}{C} \longrightarrow \mathbb{D}$ . differentiating eq.0 wint t  $\frac{dv_{in}}{dt} = \frac{1}{C} \frac{dq}{dt}$ 

$$C \cdot \frac{dv_{in}}{dt} = \frac{da}{dt} \longrightarrow \textcircled{(3)}.$$

$$W \cdot k \cdot T \qquad q = \int_{0}^{t} \cdot \cdot dt \implies \frac{da}{dt} = i.$$

$$R = \frac{1}{2}f$$

$$If = \frac{V_{G} - V_{0}}{R}$$

$$i = \frac{-V_{0}}{R}$$

$$\frac{dq}{dt} = \frac{-V_{0}}{R} \implies \textcircled{(3)}.$$
Equaling eq. (3) & (2)  

$$C \cdot \frac{dV_{in}}{dt} = -\frac{V_{0}}{R}$$

$$\boxed{V_{0} = -Rc \ \frac{dV_{in}}{dt}} \longrightarrow \textcircled{(4)}$$

The above equation represents that output of differentiator insult is the differentiation of the input.

### Comparatore:

Op. Ample are after used as comparatory to compare the amplitude of one voltage with another. In this application, the Op. Ample is used in open loop configuration (i.e no feedback) with in open loop configuration (i.e no feedback) with input voltage on one input and the reference Voltage on the other.

Confeder the CKT, Shown in fig below with input voltage Vin





fig: comparator ckt.



 $V_2 = V_{in} & V_1 = 0.$ 

when  $V_{in} > V_1$  i.e  $V_{in} > 0$   $V_0 = V = +V_{CC}$ when  $V_{in} < v_1$  i.e  $V_{in} < 0$   $V_0 = -V_{Sat} = -V_{EE}$ The above cleans is also called zero-cropping Detector

17 CMRR =  $\frac{1 A d1}{1 A cm}$ 

AP- 1+ RE

(and mal

8) Non-Priver Eng Adder,  

$$V_0 = V_B \left[ 1 + \frac{R_L}{R_1} \right]$$
  
 $V_B \left[ \frac{1}{R_1} + \frac{1}{R_2} + \frac{1}{R_3} \right] = \left[ \frac{1}{R_1} + \frac{V_0}{R_2} + \frac{V_0}{R_3} \right]$   
9) Integrator:  
 $V_0 = \frac{1}{R_0} \left[ \frac{1}{V_{in}} dr \right]$   
10) Differentiator:  
 $V_0 = -Rc \frac{dV_{in}}{dr}$   
11) Input Affer Current.  
 $J_{00} = |J_{01} - J_{02}|$   
12) Input Offer Current.  
 $J_{00} = |J_{01} - J_{02}|$   
13) Input bias current  
 $I_B = \frac{J_{01} + J_{02}}{2}$   
Problems:  
14. If the base current for the transizion q a  
staneristor q a differential amplifier spin and  
 $I_2 MA$ . Determine a) Input bias current.  
Given:  $J_{01} = SpiA = J_{02} = 0pA$ .  
 $T_B = \frac{J_{01} + J_{02}}{2} = \frac{(8 + 12)R_{10}^{-6}}{2} = 10 pA$ .  
Input offer current =  $IJ_{01} - J_{02}I = I_8 - I_2I$   
 $\frac{T_{10} = 4pAA}{T_{10} = 4pAA}$ 

(II)

2) For a practical op-Amp: while input bias current is bong and input offset current 201A. Calculate the value of two input bias warent. Given: IB = GONA. Ib1 - Ib2 = 201A. -> D

$$T_{B} = \frac{J_{b_{1}} + J_{b_{2}}}{2}$$

$$60 \ A = \frac{J_{b_{1}} + J_{b_{2}}}{2} \qquad J_{b_{1}} + J_{b_{2}} = 120 \ A = 120$$

3). Determine the input bras werent and input offset werent to an openup of the werent into non-inverting & inverting turninals are 8.3MA & #.9MA respectively.

Soln: Given: Ib,= 7.9µA Ib== 8.3µA.

$$\begin{bmatrix}
 I_{b_1} + I_{b_2} \\
 2 \\
 2
 \end{bmatrix}
 = 2
 \begin{bmatrix}
 f \cdot 9 + 8 \cdot 3 \\
 2
 \end{bmatrix}
 M^{1}
 \\
 I_{b_1} = 8 \cdot 1 \mu A^{1}
 \\
 I_{i0} = 1 S_{b_1} - S_{b_2} \\
 = 1 S_{b_1} - S_{b_2} \\
 = 1 S_{b_1} - 8 \cdot 3
 \end{bmatrix}$$

H) a catain op-amp has a defferential vig gain of 1,00,000 and common-mode gain og 0.25. Determine the CMRR and express it in decebles. Given: Ad = 100000 - Acm = 0.25  $CMRR = \frac{Ad}{Acm} = \frac{100000}{0.25} = 4,00,000$ CMRR = 20 log Ad Acm CMRR = 112.04 dB 5) An op-Amp has a differential vig gain og \$500 and a CMRR og 30000 a) Deturrene the common mode gain by Express the CMRR in de. soln: Given: Ad = 2500, CMRR=30000 a) CMRR = Ad Acm  $Acm = \frac{Ad}{CMRR} = \frac{2500}{30000}$ Acm = 0:083 by CMRR in decibely = 20 log (20000) = 89.54dB. of when a pulse is applied to an op-Amp the ofp vig change from - 8v to +7v in 0.75 ms. what is

the slew rate:  
slew rate = 
$$\frac{dv_0}{dt}\Big|_{max}$$
  
=  $\frac{7 - (-8)}{0.75}$   
SiR = 20V/MS  
=> thow long dow it take the olp vlg of an  
Op-amp to go from - lov to Hov. if the slew  
rate is 0.5V/MS  
=  $\frac{10 - (-10)}{0.5}$   
Given: SR =  $0.5V/MS$ .  $dV_0 = +(0 - (-10) = 20$ .  
Slew rate =  $\frac{dv_0}{dt}\Big|_{max}$   
 $dt = \frac{10 - (-10)}{0.5}$   
 $dt = \frac{10 - (-10)}{0.5}$   
S}. Below shows the olp vlg vo by an Op-Amp  
in response to a step ilp. what if the SiR.  
Given: from the fog.  
 $dv_0 = +12 - (-12v)$   
 $= 2HV$   
 $dr = 15MS$ .  
So  $R = \frac{dv_0}{dr}\Big|_{max} = \frac{defluence on ofp vlg}{1000}$ 

1

Scanned by CamScanner

×

a) Given op-amp circuit shown in fig. ditument  
the value q Rp required is obtain a closed  
loop v lq gain op -50.  
Soln: The circuit is interting  
amplifier  

$$\therefore V_0 = -\frac{Rt}{R_1} \cdot V_{in}$$
  
 $Gain = -\frac{Rt}{R_1}$  gain = -50 db.  
 $R_f = -(-50) \times 3 \cdot 3 \times 5$   
 $R_f = -(-50) \times 3 \cdot 3 \times 5$   
 $R_f = 110 \text{ KSP.}$   
Io) For the sneeting amplifier shown in fig.  
Calculate the values q At & Rin  
 $R_f = +.7K$ .  
 $Gain = -\frac{Rt}{R_1}$   $V_{in}$   
 $Gain = -\frac{Rt}{R_1}$   $V_{in} = \frac{4n \cdot 7K}{10 \times 5}$   
Io) For the sneeting amplifier shown in fig.  
Calculate the values q At & Rin  
 $R_f = 10 \times 52$ .  
 $R_f = 10 \times 52$ .  
 $R_f = 10 \times 52$ .  
II) For the sneeting amplifier shown in fig.  
Calculate the values q At & Rin  
 $R_f = 10 \times 52$ .  
 $R_f = 10 \times 52$ .  


A) old vig 
$$V_0 = A_{f} \cdot V_{in}$$
  
 $= -10 \times 1V$   
 $V_0 = -10V$   
 $V_0 = -10V$   
 $V_0 = -10V$   
 $R_1$   
 $I_{en} = \frac{V_{in} - V_i}{R_1}$   
 $I_{en} = \frac{V_{in}}{R_1}$   
 $= \frac{1}{10 \times 10^3} = 0.1 \text{ IMP.}$   
 $R_1$   
 $R_2 = \frac{V_{in}}{R_1}$   
 $= \frac{1}{10 \times 10^3} = 0.1 \text{ IMP.}$   
 $R_1$   
 $R_2 = 10\text{ K}$   
 $R_1 = 10\text{ K}$   
 $V_0 = -\frac{R_1}{R_1} \times V_{in}$   
 $= \frac{-10 \text{ K}}{1 \text{ K}} \text{ ImV.}$   
 $V_0 = -\frac{R_1}{R_1} \times V_{in}$   
 $V_0 = -\frac{R_1}{R_1} \times V_{in}$   
 $V_0 = -\frac{R_1}{R_1} \times V_{in}$   
 $V_0 = -\frac{10 \text{ K}}{1 \text{ K}} \text{ ImV.}$   
 $V_0 = -10\text{ K}$   
 $V_0 = -10\text{ K}$   

13). Determine the gain of the anaptifies shown in fig.  
Soln:  

$$V_0 = \left[1 + \frac{R_L}{R_L}\right] V_{in.}$$
  
 $A = 1 + \frac{R_L}{R_L}$   
 $= 1 + \frac{100 \text{ K}}{R_1 + 100 \text{ K}}$   
 $A = 22.3$   
14). For the Captade ampleties shown in fig. determine  
the olp vig.  
 $V_{n=10nv}$   
 $V_{n=10nv}$   
Soln:  
 $A_1 = Gain q$ . The  $1^{AL} glage = 1 + \frac{R_P}{R_1} = 1 + \frac{10 \text{ K}}{15} = 1.1$   
 $A_2 = Gain q$ . The  $3^{AL} glage = -\frac{R_L}{R_1} = -\frac{2.22 \text{ K}}{15}$   
 $\therefore$  Gain q. The overall caust  $= -2.2$ .  
 $A_1 = A_1 \cdot A_2$   
 $= 12 \cdot (-2.2) = -24.2$ .  
 $\therefore$  Gutput  $vig = V_P = A_T \cdot V_{in}$   
 $= (-2H \cdot 2) (10 \times 10^3)$ 

16) Calculate the old Vlg of a three towerting Summing amplifier given:  $R_1 = 300 \text{ K}$ ,  $R_2 = 250 \text{ K}$ ,  $R_3 = 500 \text{ K}$ ,  $R_1 = 1 \text{ M.s.}$ ,  $V_1 = -2 \text{ V}$ ,  $V_2 = -1 \text{ V}$ ,  $V_3 = 3 \text{ V}$ Soln: Given:  $R_1 = 200 \text{ K}$ ,  $V_1 = -2 \text{ V}$   $R_2 = 250 \text{ K}$ ,  $V_1 = -2 \text{ V}$   $R_2 = 500 \text{ K}$ ,  $V_3 = 3 \text{ V}$  $R_3 = 500 \text{ K}$ ,  $V_3 = 3 \text{ V}$ 


Olp of the Investing Amplifier



17). Design an adder circuit wing op Amp to obtain an olp voltage of Vo=[ov1+3v2+5v3]. where V1 & v2 & v3 are input voltage. Draw the circuit diagram.

Soln:  

$$V_0 = \Im V_1 + \Im V_2 + \Im V_3 \longrightarrow O$$
  
The olp expression for addu  $chris$   
 $V_0 = -\left[\frac{R_f}{R_1}, V_1 + \frac{R_f}{R_2}, V_2 + \frac{R_f}{R_3}, V_3\right] \longrightarrow O$   
LOMPARING  $O \in O$ 



18) Design an addee cirrier using Op. Amp to obtain an olp v/g og Vo=2[0.1V,+0.5V2+2V3] where V, , V2 & V3 are input voltages. Draw the circuit deagram.

$$\frac{\text{Soln:}}{V_0} = 2 \left[ 0.1V_1 + 0.5V_2 + 2V_3 \right]$$

 $V_0 = 0_{-2}V_1 + V_0 + 1_1V_2$ 

$$V_{1} = 50 \text{ K}$$

$$V_{2} = 10 \text{ K}$$

$$V_{3} = 10 \text{ K}$$

$$V_{3} = 10 \text{ K}$$

$$V_{3} = 10 \text{ K}$$

$$V_{1} = -[0.2 \text{ V}_{1} + \text{ V}_{2} + 4\text{ V}_{3}]$$

$$V_{1} = -[0.2 \text{ V}_{1} + \text{ V}_{2} + 4\text{ V}_{3}]$$

inverting.  $V_0 = 0.2V_1 + V_2 + 4V_3$ der vs design at seimmes with  $V_0 = -[0.2V_1 + V_2 + 4V_3]$ . then use amplifies with unity gain.  $V_0 = [0.2V_1 + V_2 + 4V_3] = -[\frac{P_4}{P_1}v_1 + \frac{P_4}{P_2}v_2 + \frac{P_4}{P_3}v_3]$   $\frac{P_4}{P_1} = 0.2$   $\frac{P_4}{P_2} = 1$   $\frac{P_4}{P_3} = 4$  det  $P_4 = 10$  K.  $\frac{P_4}{P_1} = 50$   $P_2 = 10$   $P_3 = 20.5$  K.

for the second stage we will use investing amplefier with unity gain to convert -[0,2V,+V2+q-V3] to [0,2V,+V2+4V3].

$$\frac{R_{f}'}{R_{i}'} = 1 \implies \frac{R_{f}' = R_{i} = 10K}{R_{i}}.$$

10) An inverting amplifier has load resistance of 50KR connected to its olp. If Vi= IV. find load current, olp vlg and ilp urrent if Rg = 200KR Ri = 20KR. Ri = 200K

Given:  $R_{L} = 150 \text{ K} \Omega$ ,  $V_{T} = 1 \text{ V}$   $R_{f} = 200 \text{ K} \Omega$ .  $V_{0} = -\frac{R_{f}}{R_{1}} \times V_{10}^{*}$   $= -\frac{260 \text{ K}}{26 \text{ K}} \cdot 1 \text{ V} = -10 \text{ V}$ .  $I_{L} = \frac{V_{0}}{R_{1}}$   $I_{L} = \frac{V_{0}}{R_{1}}$   $I_{L} = \frac{V_{0}}{R_{1}}$  $I_{L} = \frac{V_{0}}{R_{1}}$ 

$$= \frac{-10V}{50K}$$

20). A Sinupoidal with peak value of 6mv and 2KHz frequency is applied to the ilp of an ideal op-amp integlator with R1=100KS and C1=1MF Find the olp Vg.

Given 
$$R_{I} = 100KSD$$
,  $f = 2KHZ$ ,  $C = 1\mu F$   
 $V_{m} = 6mv = 6 \times 10^{-3} V$   $W = 2\pi f = 2\pi \times 2\times 10^{-3}$   
 $V_{in} = 6 \times 10^{-3} Sm (4\pi \times 10^{-3} t)$   $= 4\pi \times 10^{-3} t adls$ .  
Solo: The olp Vlg of the integrator is given by  
 $V_{0} = \frac{-1}{RC} \int_{0}^{t} V_{in} dt$   
 $= \frac{-1}{100 \times 10^{-3} \times 1 \times 10^{-5}} \int_{0}^{t} 6X_{10} S_{in}^{-3} S_{in}^{in} (4\pi \times 10^{-3} t)$   
 $= \frac{-6 \times 10^{-3}}{100 \times 10^{-3} \times 1 \times 10^{-5}} \int_{0}^{t} Sin (4\pi \times 10^{-3} t)$   
 $= -0.06 \int_{0}^{t} Sin (4\pi \times 10^{-3} t) dt$   
 $W.K.t \int Sin a0 = -\frac{(05a0}{a}$   
 $= -0.06 \int_{0}^{t} -\frac{(05(4\pi \times 10^{-3} t))}{4\pi \times 10^{-3}} \int_{0}^{t}$   
 $= \frac{-0.06}{4\pi \times 10^{-5}} \left[ -(05(4\pi \times 10^{-5} t) - 105(0) \right]$   
 $V_{0} = 4.077 \times 10^{-5} \left[ top (4\pi \times 10^{-5} t) - 1 \right]$ 

(a) In o basic differentiator autit, the input is a  
sine wave with peak to peak auplitude of 3V  
at 200HZ. Determine the Olp VIG. Given  
time constant RfC = 0.15 mpec.  
Given: RfG = 0.15 mpec., f= 200 HZ.  

$$W = 2\pi f = 2\pi \times 50 = 400 \text{ sold lsec}$$
.  
 $Vin = 1.55 \sin 400 \text{ t}$  [\*\*  $Vin = V_m \text{ Sin wt}$ ]  
 $V_0 = -RfC_1 \frac{dVin}{dt}$   
 $= -0.15 \times 10^3 \times 1.55 \times 1.00$ . cos 400 t.  
 $Olp VIg = V_0 = -0.283 \text{ Cos 400 t.V}$ 

MODULE-4

## BJT Applications, Feedback Amplificate and Oscillators

### BJT as an Amplifier.

Amplification: It is the process of intreaking of raising the strength of the weak promals.

Generally BJT can be used as current amplifier.

i.e


$$\left| \begin{array}{c} B = \frac{I_{c}}{I_{B}} \right| \rightarrow \text{Current Ampli fication factor [DC]}. \end{array} \right|$$

And we also have IE= Ic+ IB

This allows Byts to be used as amplifiers & switches, giving them wide applicability of it in electronic equipment including computers, televisions. mobile phones, audio amplifiers, industrial control and radio transmissions.

BITS can be used for both andlog and Digital circuits of Both in Ac and PC circuite.

A transport is a current controlled device. i.e. the collector weekent is equal to the base current multiplied by the current gain B. The base current is very small compared to collector and emitter current i.e.  $I_e = I_e + I_b \Rightarrow I_e = I_e [:: I_b << I_e]$ 



-figo: Bapic transistor Amplifier.

Note:

Regiona of Operation of Transistor.

J <sub>1</sub>	J2	Region 01	Application
[Emitter-Bare]	[collector-Baze]	Operation	
i) Forward	Reverse	Active	Amplifier.
Biaz	Bias	Region	
3> Forward	For word	Satina hon	Switch-[ON]
Biaz	Blaz	Ilojion	[closed cht].
3) Reverse	Reverse	cutt-off	Switch-EOFE
Bias	Bias	region	E Open cht]
4> Reverse	Forward	Inverted	Switching Smither
Bias	Biaș		& collector


To operate BJT as an Amplifier it has to be connected in Active region. As shown in above figure, the Base emitter junction is forward Brased and Collector Base junction

is serverse brased, by applying VBB and VCC.

An ac voltage Vin to be amplified is superimposed On the dc bias voltage voe with the base seristor Ro in series as shown in fig. The dc bras vig Vcc is connected to the collector through collector seriptor Rc.

The ac input voltage Vin produces an ac base tweent which results in a much larger ac voltage across Rc which is amplified and invated version of ac input voltage as shown in fig. [i]p & olp waveform].

AC Equivalent cermit.



The AC equivalent circuit Can be sepresented by making dc beap powerces Equal to zero.

i.e VBB=0 & VCC=0.

fiqO: Ac équivalent circuit. Is as shown in fig.O. The folloard biased base emitter junction exhibite a very low resistance to the ac piqual Vin. This intenal ac envitter repiptance is designated as sie.

Scanned by CamScanner

3

From the signer of the ac emilter unent is

$$I_e \simeq I_c = \frac{V_b}{\gamma_e^1} \longrightarrow 0$$

The ac collector voltage is,

By applying KVL to the Base envelter junction we have,  $V_{b} = V_{in} - I_{b}R_{B} \longrightarrow ③$ .

ter us consider Vb and Vc as transistor ac input and the ac output voltage respectively. The voltage gain i.e. the ratio of Vc to Vb is given by,

$$A_{v} = \frac{V_{c}}{V_{b}}$$

from eq.  $0 \le eq. 0$ .  $A_v = \frac{T e R_c}{T e v_e^i}$  $\therefore \qquad A_v = \frac{R_c}{\tau_e^i} \Rightarrow \qquad \frac{V_c = R_c}{V_b = \tau_e^i}$ 

Since  $R_c \gg ne'$ , the output voltage is always greater than the input voltage. i.e. output voltage  $V_c$  is any offied very ion of  $V_b$ . The unrest gain is given by.  $\overline{A_i} = \frac{T_c}{T_c} = \beta$ 

Scanned by CamScanner


Since Ic>>> Ib, Ai is large.

The power gain Ap is defined as the product of the Voltage gain Av and the warent gain Ar. i.e. power gain = [Ap = Av. Ar.]

# BJJ as a SWITCH. [Switching operation of a Transistor]

The Major application of BJT is Switch. When BJT is used as an electronic pwitch, it is operated alternatively in lut-off and saturation degions.

The fig @ @ & fig @ @ Illustrates the basic operation



In fig @ @ the transistor is an entry region because the base emilter junction is not forward biased. ie by applying Vin=D & Vin & 0.4V.

3

Scanned by CamScanner

In lut off region, ideally there is a open between collector and the enritter as shown in fig@.@ which is supresented by open Fwitch.

In tiq @. O, the transistor is in saturation region, because the base enritter is forward biased and the collector base is forward brazed. i.e by applying Vin≥0.7. In saturation region the transistor is 'Fully-ON' Maximum collector current flows through the transistor. Transistor operates as a "closed switch", since transistor offers a least repistance as shown in fig. 3.0.

<u>Conditions in Cutoff</u>: when a transistor is in the cutoff region base-emitter junction is not forward brazed. Neglecting leakage current, all of the currents are zero. i.e. IB=0 thus Ic=0 and VCE is equal to VCC.

### Conditions in saturation:

when the base constant junction is forward beased and these is sufficient base current to produce a maximum collector current, the teansistor gets saturated. The collector caturation current is given by


$$I_{c}(sat) = \frac{V_{cc} - V_{ce}(sat)}{R_{c}}$$

Since, VCE (sat) is very small compared to Vcc. It can be neglected. Hence, the minimum Value of base current needed to produce saturation is.

 $\frac{\mathcal{I}_{B(mn)}}{\beta dc} = \frac{\mathcal{I}_{c}(\mu at)}{\beta dc}$ 

Normally. Is should be considerably greater than Islanin) such that the transistor is saturated.

TRANSISTOR to SWITCH ON/OFF the LED. The figure @ shown below is transistor switch to tren ON/OFF an LED.



-fiq @: Transiptor Switch to ON /OFF LED.

(H)

As we know to operate the transistor as a Switch i.e both ON XOFF simultaneously. It has to be operated simultaneously in cut-off region and saturation region, by varying the input at Base terrinal.

tet input is a square wave as thown. In fig above. When the square wave is at or, the transistor is in cut-off and there is no collector current. So the LED does not ever tight will be in OFF state.


when the square wave goes to high level, the transistor saturates. This forward beases the LED and the resulting whent through the LED causes it to enver light. i.e. on state.

Thus, we have a blinking LED that is ON when Vin is high and OFF when Vin=0.

### Note:

Relay: It is an electromagnetic switch. It is used in applications to turn on and OFF a cft by a low power pignal of when several weilts must be controlled by a one signal.

The below fig shows the basic cacuit dragsan of Relay.




The Main parts of Relay: 1) Electromagner of Moreable Armature 3) Switch point contacts 4) Spring.

<u>Morting</u>: when the control switch is truned on [closed] current start flowing through a corl. it generates magnetic field that attracts the armature and the load currer is closed

it Thip & <u>No'relay</u> [Normally open] - i.e contact is open when relay is not energiped. a) <u>NC' Relay</u> - [Normally closed] - i.e contact is closed

when the relay is not energiped. Types of Relay: 1) Single pole Single throw [SPST]. Ballo A. 2) Single pole Double throw. [SPDT] Double tole Single throw [DPST]. BI D B2 4) Double pole Double throw [DPDT]. Applecations 1) The Railway souting and signating. of Can work like remote, to make a big electronic equipment work 2) Industrial applications, to operate motors and other devices. TRANSISTOR TO SWITCH ON OFF & LAMP IN a Power arcust using a Relay. The fig-@ shows the transistor to switch ON OFF a last in a power arcust using a seley.



fig@ Transeptor to pwetch ON/OFF a larup in a power incluer using a selay.

It is also possible to control the selay operation using a transistor as a switch in control where of the solar, with a small we will assangement of a transistor able to energise the coil of the selay so that external load [bulb] connected to it is controlled.

In the chart shown above. the Input applied at the base causes to drive the transistor into saturation region. which further repuls the circuit becomes short circuit. So the relay corl gets energised and relay contacts gets operated. which in turn, switch ones the R40Ac Bulb.

In Inductive loads, sudden senoval of power can keep a high potential across the cort. This high voltage can cause considurable damage to the ser of the circuit. Therefore, we have to use the deade in parallel with inductive load to protect the weat from induced voltages of the inductive load. Problems:

1) Determine the voltage gain and the AC of vig for The ciquit phown in feq. consider value of re= 500 Soln: Given:  $\mathcal{B}e' = \mathcal{B}O.\Omega$ ,  $\mathcal{V}b = 200 \text{ mV}$   $R_c = 2K\Omega$   $A_v = -\frac{R_c}{R_c} = \mathcal{B}K$   $\mathcal{S}. = \frac{C}{T} + \frac{R_b}{V_{BB}} + \frac{1}{T} = \frac{V_{C}}{T}$  $Av = \frac{R_c}{\infty^1} = \frac{2K}{50} = 40.$ The output voltage is given by. Vout = Av. V6 = (40) - (200mv). Vour= 8V of Determine the Value of the Rc for the decuir Shown in fig. If the voltage gain is 50 & 20= 50.5. VS D I VBB & VOMV Soln: Given: Av=50, 20=502 Vb= 250mV  $A_V = \frac{R_C}{r_e}$ Rc = 2500 2 2 205K S. 50 = <u>Re</u> =>

3). A transistor amplifier has a voltage gain of 50. What is the output vig when the input voltage is LOOMV?

Soln: 
$$Av = 50$$
  
 $V_0 = ?$   
 $V_1 = 100 \text{ mV}.$   
 $Av = \frac{V_0}{V_1^*}$   
 $V_0 = Av \cdot V ?$   
 $V_0 = Av \cdot V ?$   
 $= 50(100) \times 10^3 = 5v.$ 

0

@ To achetree an output of lov with an trput of 300mv, what voltage gass is required. Soln: Given:  $V_b = 300 \text{ mV} = V_{ch}$ VC= LOV. = Voult. . Required voltage gain is  $A_V = \frac{V_{OUT}}{V_{to}} = \frac{V_C}{V_b} = \frac{10V}{300 \, \text{mV}}$ Av= 33.33 ? Determine the voltage gain and the ac of voltage for fig shows below. Assume re= 502 foln: Voltage gain, Av= Rc · Min Vour Vin D 50mv = - 1x10 = 20 502 = 20 INBB output voltage, Vour = Av. Vb = 20 (50 × 103) = 1 V. 6). A some signal is applied to the base of a properly beared transistor with re'= 20,0 and Re= 6200 Determine the output voltage. Voltage gain,  $A_v = \frac{R_c}{N_c'} = \frac{620}{20} \cdot 31$ Soln: Given: V6=50mv Te = 202 output voltage, Vour= Av. Vb. Rc= 6202 = 31 (50×103) = 1.55%.

⇒ A change of 20µA in base current repulte in a change of 2.5mA in collector current. Calculate the warent gain

- Seln: Given:  $I_b = 2quA$  .: current quin  $A_q = \frac{T_c}{T_b} = \frac{2.5 \times 10^3}{20 \times 10^6}$  $I_c = 2.5 mA$  $A_r = 126$ 
  - If the voltage gain in Lutain Amplifier is 110 and the usuant is 12.5. calculate the power gain. <u>Soln</u>: Given: Av=110, Ai=12.5
    - .. power Gain, Ap = Aix Av = 110x12.5 = 1375. O An Amplifier has an input signal of 0.25v and draws IMA from the source. It delivers sv to a Joad at 10MA. Determine the voltage, current and power gains.
    - Soln: Given NB= 0.25V Ib= IMA Vc= 8V Ic= 10MA.
      - Voltage quin,  $A_V = \frac{V_{OUT}}{V_{bn}} = \frac{V_c}{V_b} = \frac{8}{0.05} = 32$
      - current gain ,  $A_{1}^{e} = \frac{T_{e}}{T_{b}} = \frac{10 \times 10^{3}}{1 \times 10^{-3}} = 10.$
      - : power gain, Ap= AN-A: = 32 X10 = 320.
      - 1 In the count phonen in fig below.
      - i) What is VCE when Vin= OV?
      - ii) what menimum value of IB is required to keep

the BJT in saturation? Given Bdc=200 iii) Calculate the maximum value of Ro when Vin=5V. g + Vcc = 10 V. Soln: Given: Vcc=lov. FRC=1KD Via NW Rc = 1K Pdc = 200. 1). When Vin=0, the teansistor is in cut-off region. ... VCE = VCC = IOV. ii) Neglecting Vice(pat) i.e. Vice(pat)=0. Ic (pat) = VCC - VCE(pat) RC = 10-0 = 10 1×103 Rc Icipat) = 10 mA IB/min) = Ic(pat) = 10×103 = 50MA. 200 This is the minimum value of Is required to keep the transistor in saturation. iii) when the input Vin= 5V. voltage accord the bape registor Ro, NRO= Vin-VEE : VRB = 4.3V. :. The maximum value of Re required is  $R_{B}(max) = \frac{V_{RB}}{T}$ -= 4.3 504 IB(min) RE(Max) = 86KS

1). What is the minimum value of SB sequired to  
Saturate the transpiritor in fig shown below. If pdfet256  
and Vce (part) = 0.2V. Also find the maximum  
Value of RB required when 
$$V_{in} = W_{in} = V_{in}$$
  
Vin = 8V.  
Solo: Given:  $V_{0c} = 10V$ ,  $R_c = 116$ ,  $gdc = 126$ .  
 $Vce (part) = 0.2V.$   
 $I_{c}(part) = 0.2V.$   
 $I_{c}(part) = \frac{V_{cc} - Vce(part)}{Rc} = \frac{10 - 0.2}{1003}$   
 $I_{c}(part) = \frac{I_{c}(part)}{Rc} = \frac{9.8 \times 10^3}{125}$   
 $I_{c}(part) = \frac{I_{c}(part)}{Rc} = \frac{9.8 \times 10^3}{125}$   
 $I_{c}(part) = \frac{I_{c}(part)}{Rc} = \frac{9.8 \times 10^3}{125}$   
 $I_{c}(max) = \frac{I_{c}(max)}{I_{c}(max)} = \frac{1 + 3}{I_{c}(max)}$   
 $Re(max) = \frac{V_{RB}}{I_{c}(max)} = \frac{1 + 3}{I_{c}(max)}$   
 $Re(max) = \frac{V_{RB}}{I_{c}(max)} = \frac{1 + 3}{I_{c}(max)}$   
 $N = 15 \text{ mether the value of Se neceessary to produce saturation.}$   
 $N = 10 \text{ minimum value of Vin St neceessary for solute saturation.}$   
 $N = Vata minimum value of Vin St neceessary for solute saturation.}$ 

Vcc= 5V. Soln: Given: NCC= 5V RE=10K. €105 Bdc= 150 Fdc=150. RB=1M Assuming VCE(sat) = OV.  $Tc(sat) = \frac{Vcc}{R_c} = \frac{5}{10 \, \text{K}} = 500 \, \mu\text{A} = 0.5 \, \text{mA}.$ 1) : minimum IB required.  $I_B(min) = \frac{I_C(sat)}{Bdc} = \frac{500\mu A}{150} = 3.33\mu A.$ 11) IB = Vin - VBE Is(min) when Vin is minimum.  $\underline{T}_{B}(\min) = \frac{\underline{V}_{in}(\min) - \underline{V}_{BE}}{R_{B}}$ Vin(min) = IB(min) RB + VBE = (3.33M) (1M) +0.7 Vin(min) = 4.03V The LED wild in teg as shown below requires B 30mA to enter a sufficient level of light. +vac=av Determine the angktude of the Rc \$ 270.0 pquare wave input voltage neccessary LED to to make sure that the transistor vin Ro K Bdc=50 enjure saturation Assume NCE (sat) = 0.3V. VEn=

Selo:  

$$Ic(\mu at) = \frac{Vcc - Vce(part)}{R_c} = \frac{q-0.3}{2.70} = 32.2mA(>30mA)$$

$$\therefore IB(min) = \frac{Ic(Sat)}{Rdc} = \frac{32.2m}{50} = 644\muA.$$
To enfurce saturation upe double the value  $q$   
 $Ie(min).$   

$$\therefore T_{0} = 2 \times 644 \mu A = J288\muA.$$

$$I_{0} = \frac{Vin - Vee}{R_{0}}$$

$$Ie(nvin) = \frac{Vin(min) - Vee}{R_{0}}$$

$$Ie(nvin) = \frac{Vin(min) - Vee}{R_{0}}$$

$$Ie(nvin) = IeR_{0} + Vee$$

$$= 12.88 \mu (3.3K) + 0.7 = H \cdot 96V.$$

$$\therefore \text{ the anyktide } e_{2} \text{ the plane wave input vig}$$

$$mupt \text{ be at leapt } H \cdot 96V.$$

$$i. \text{ the axipktide } e_{1} \text{ the when Vin = 0V.}$$

$$i. \text{ the the value } e_{1} Vce \text{ when Vin = 0V.}$$

$$i. \text{ for the cht phase in fig. below. Vin = 0V.}$$

$$i. \text{ for the cht phase in fig. below. Vin = 0V.}$$

$$i. \text{ for the cht phase in fig. below. Vin = 0V.}$$

$$i. \text{ for the cht phase in fig. below. Vin = 0V.}$$

$$i. \text{ for the cht phase in fig. below. Vin = 0V.}$$

$$i. \text{ for the cht phase in fig. below. Vin = 0V.}$$

$$i. \text{ for the cht phase in fig. below. Vin = 0V.}$$

$$i. \text{ for the cht phase in fig. below. Vin = 0V.}$$

$$i. \text{ for the cht phase in fig. below. Vin = 0V.}$$

$$i. \text{ for the cht phase in the log required to patientime the minimum value Ig required to patientime the stangention.}$$

$$Vcc = 12V$$

$$Vcc = 12V$$

$$Vcc = 12V$$

$$Vce (pat) = 0.$$

$$\frac{\nabla_{cc} - \sqrt{cc} - \sqrt{cc} + \sqrt{cc} - \sqrt$$

of let us conpider VBE=0.7V, we have Vin=6V. On applying KUL to the ipp pide.

$$V_{in} - V_{RB} - V_{BE} = 0$$
  
 $V_{RB} = 6 - 0.7 = 5.3V.$ 

$$R_{B}(Max) = \frac{Vintmin) - VBE}{IB(Min)}$$
$$= \frac{6 - 0.7}{H5.45 \times 10^{6}}$$
$$R_{B} = 116 \text{ KS}$$

15). For the in wit shown in fig below. LED requires 34mA to enset light. Determine the value of ilp voltage required to saturated transistor. To ensure saturation use twice the value of IB (min). COnsider Vcc = 9V, Vcc (rat) = 0.4V, Rc = 2002 RB = 2KS2, Bdc = 45, VLED = 1.4V. Soln: Given: Vcc = 9V, Vcc (rat) = 0.4V Rc = 2002, RB = 3KS Ic (rat) = Vcc - Vcc (rat) - VLED. Ic (rat) = Vcc - Vcc (rat) - VLED. Ic (rat) = Vcc - Vcc (rat) - VLED. Ic (rat) = Vcc - Vcc (rat) - VLED. Ic (rat) = Vcc - Vcc (rat) - VLED. Vcc - 9V - 1.4

Rc

Ic (Rat) = 36MA.

Scanned by CamScanner

200

$$T_{B(min)} = \frac{T_{C}(hat)}{Bdc} = \frac{36 \times 10^{3}}{45} = 800 \mu A.$$

To saturate trapiptor consider twice the value of IB(min) = i.e IB = 2IB(min) = 2 × BOOMA. = 1.6 mA

$$V_{in} = I_{B}R_{B} + V_{BE}$$
  
= 1.6 x 10<sup>3</sup> x 3 x 10<sup>3</sup> + 0.7.  
= 4.8 + 0.7.  
V\_{in} = 5.5 v

(2) In the cacuit shown in fig below. LED sequires 30MA to emit a sufficient level of light. Therefole the collector current should be approximately 30MA. For the following cacut values determine the amplitude of the square wave input voltage Neccess any to make sure that the transistor saturates. Use double the minimum value of base current as a safety mongin to ensure saturation. Vcc = 9V, Vcc(sat) = 0.3V, Rc = 220S, Rb = 3.3KS, Bdc = 50 and VLED = 1.6V.

Soln: Given: 
$$V_{CC} = 9V$$
,  $R_C = 220.52$   $V_{In} \int \int V_{CF}$  of  $V_{IF}$   
 $R_B = 3.3K$ ,  $Bdc = 50$ ,  $V_{LED} = 1.6V$ .  
 $T_C(Bat) = \frac{V_{CC} - V_{LED} - V_{CE}(Bat)}{R_C} = \frac{9 - 1.6 - 0.3}{220}$   
 $\overline{f_{C}(Bat)} = 32.3mA$ 

(6)

$$T_{B}(mrn) = \frac{I_{C}(pat)}{Bdc} = \frac{32 \cdot 3 \times 10^{3}}{50} = 646 \mu A.$$

To enjure baturghos, use twice the value of IB(Min) Which is 1-29 MA

$$\underline{T}_{B} = \frac{V_{RB}}{R_{B}} = \frac{V_{TO} - V_{BE}}{R_{B}}$$

$$V_{in} = I_{BRB} + V_{BE} = (1 \cdot 29 \times 10^3) (3 \cdot 3 \times 10^3) + 0.7$$

$$V_{in} = 4 \cdot 96 V$$

### FEEDBACK AMPLIFIERS

Feedback Amplifiers are the Amplifiers in which some portion of the output is fedback to the input along with the source input.

The purpose of the Amplifier is to amplify the input signal without changing any of its any characteristics except the amplitude.

The performance of an amplifier can be improved by using feedback new which connects the output to the input of the amplifier.

A simple block diagram a feedback amplifier is shown in fig below. Ven > powere ilp Ve > ilp to Amplifier Vo > output: Vp > feedback signal. Vp > feedback signal.

The input signal vin is applied to a mixer network. In which it is combined with feed signal ye. The difference of these signals is the Vi, Ip to the amplifier. A portion of the amplifice of a connected to the Ip side through a feedback new (p).

The feedback is very important because, it Can allow us to change certain important Characteristics of the amplifier in a desired manner.

There are two types Feedback Connections. 17 Populive Feedback 28 Negative Feedback.

Negative Feedback: If the feedback signal is in opposite phase wirt the source input then it is called as Negative feedback.


In the negative feedback, the  $V_S \otimes V_1^e$  A  $V_2^e$ feedback signal will be  $V_S \otimes V_1^e$  A  $V_2^e$ subtracted from the source  $V_1$   $V_2$ signal. i.e  $V_1 = V_S - V_2$ The Negative feedback oreduces

The Negative feedback seduces N the overall gain of the amplifier since the ilp signal is the difference blue the two pignals. Atthough negative feedback results in seduced overall gain. A number of properties of advantages can be

Scanned by CamScanner

obtained from Negative-feedback. Negative-feedback is the most commonly used feedback connection in Amplifeers. It is also called inverse-feedback & degenerative feedback.

Positive feedback: It is the type of feedback Connection in which feedback signal is added along with source input. & If the feedback signal is in phase with input source signal then it is called positive feedback. Vs No A L



+ve feedback amplifiers increases the gain of overall power. of the app signal and hence used in Obscillatoops. It is also called disect feedback & Regenerative feedback.

## Properties of Negative Feedback

- 17. Reduces the Gain
- e) Desense Exes the Gaen

3) Reduces the Non-knear distortion

- H) Reduces the effect of Norne
- is controls the input and output resistance.
- 6) Extended Bandwidth og the Amphifies.

## Advantages of Negative-feedback.

Although negative feedback sepults in reduced gain. It has many advantages,

- 17 Low output repistance q a voltage amplifier can be further lowered
- 2) High input sesistance of a voltage amplifies can be increased
- 3) These is a improvement in kneasety 9 operation 9 the feedback amplifier compased with that of the amplifier withour feedback
  - H> The transfer gain Af of amplifier with feedback Can be stabilized against variation of h & hybrid T parameters of the transistors
  - BY USE of negative feedback improves frequency response of the amplifies ite intreases the Bandwidth.
    - Prenceple of Negative feedback nonphifier

Constder a block diagram og a negative fedback amplifier shown in fig.

where. Vs = Somece input Ve = input to the Amplifier B = Gain & the feedback nlw A = GATO By the basic amplifier Vo = old of the Amplifier.

Scanned by CamScanner

(n)

The Gain of the basic amplifier & open loop gain q the amplifies is,  $A = \frac{V_0}{V_0} \rightarrow 0$ The overall gain of the amplifier & closed loop gain of the amplifier is,  $Af = \frac{V_0}{V_0} \rightarrow 0$ from @ Vo = A.Vi -->3. we have,  $V_{\tilde{r}} = V_{S} - V_{\tilde{f}} \longrightarrow \mathbb{D}$ . For the feedback new.  $|\mathcal{B} = \frac{\nabla f}{V_0} \to \textcircled{O}$  $\Rightarrow$   $V_{f} = \beta \cdot V_{0}, \rightarrow 0$ substituting eq- @ in @  $V_0 = A[V_S - V_f]$ Vo = A.Vs - AVg. from eq-0 Vo= A.Vs - A.B.Vo. Vo+ABVo = A. Vs Vo[1+AB] = A.Vs  $\frac{V_{b}}{V_{s}} = \frac{A}{1 + AB}$ ... The overall gain of the amplifier with feedback is  $A_f = \frac{V_0}{V_S} = \frac{A}{1+A_B} \longrightarrow \textcircled{P}$ 


The Negative feedback reduces the gain by a factor (1+AB).

## Types of Negative Feedback.

There are 4 types of negative feedback topologies Both voltage and current can be feedback to the ilp either in serice & parallel. They are,

> Voltage-series feedback 3> current series feedback > Voltage-shunt feedback 4> current shunt feedback.

is voltage series feedback Amplifice



It is also called voltage shunt fielback & shunt-shunt connection.




fig: Block diagram of voltage series feedback Amplifier The above fig shows the block diagram of voltage series feedback Amplifier. Here the voltage is sampled at the ortput and fed back in series with input. It is a voltage amplifier.

i) <u>Gate</u>: voltage gate with out feedback,  $A = \frac{V_0}{V_c^2}$ voltage gate with feedback,  $Af = \frac{V_0}{V_s}$ 

Feedback factor,  $\beta = \frac{V_{f}}{V_{0}}$ 

 $V_{0} = A \cdot V_{c}$   $= A (V_{S} - V_{f})$   $= A (V_{S} - \beta V_{0})$   $V_{0} (I + A\beta) = A V_{S}$   $\therefore \frac{V_{0}}{V_{S}} = \frac{A}{I + A\beta} = Af \Rightarrow Voltage gate with find the feedback.$ 

#### Scanned by CamScanner

B

The voltage gain of the amplifier with feedback reduces by a factor of (1+AB).

if AB>1 then Af= -B

It shows that, the gain of the amplifierwith feedback is independent of amplifier gain A. It means that any variation in A does not appear in Af i.e negative feedback provides high gain stability.

### 1) Input Repiptance:

Art the input resistance without feedback=Ze and the input represtance with feedback=Zef

In voltage suries feedback amplifier, the Output of the feedback new is connected in perior with the silp of amplifier. Therefore Zif is greater thanks.


### 111) output Resistance:

feedback = Zo and

the output repetance of Amplifier with feedback = Zof

In voltage beries feedback completies the ilp of the feedback new is connected in parallel to the olp of the completies. As a result Zef is smaller than Zo and is given by  $Z_{af} = \frac{Z_{a}}{1+AB}$  iv) Gain & Bandwidth

Negative feedback reduces The overall gars of the Amplifier. Do the gain-Bandwidth product of an amplifier is constant the Bandwidth increases with feedback.



The frequency Response of fredback on Gain & B.W. the amplifier with freedback and without freedback is as shown in frg. above.

Bandwidth without feedback, B.W =  $f_2 - f_1 \simeq f_2 \begin{bmatrix} :: & f_2 \\ :: & f_2 \\ \end{bmatrix}$ Bandwidth with feedback, B.W.f =  $f_2 f_1 \simeq f_2 f_1 \begin{bmatrix} :: & f_2 \\ :: & f_2 \\ \end{bmatrix}$ 

As is the midband gain without feedback. As is the midband gain with feedback.

At higher frequency, amplifier acts as low pass fielter

Gaiss of the complifier without feedback,

 $A = \frac{A_0}{1 + \left( j \frac{W}{W_2} \right)}$ 

Gain of the amplifier with feedback  $Af = \frac{Aof}{1+i(w)}$ 

Gain stability with Feedback.

Due to the factors life operating point, temperature ett. The transfer gain of complifier is not constant. This drawback of stability in amplifier can be decreased using negative feedback.

Af = A Goverall gain q the Amplifier 1+AB. - with feedback.

differentiating on both sides w.r.t A.

dAf =	(1+AB)1-BA	=
dA	(1+AB)2	(1+AB)2

 $\frac{dAf}{dA} = \frac{Af}{A(HAB)} \left[ \therefore \frac{Af}{A} = (I+AB) \right]$ 

	r da7
(1+AB)	LA
	1 (1+AB)

 $\frac{2}{4} \xrightarrow{AB} \frac{dAf}{Af} = \frac{1}{BA} \left[ \frac{dA}{A} \right]$ 

The above equation represents relative change day to the overall gain of the amplifier is reduced by a factor BA in the selative change da in the basec amplifier

where, day - fractional change in amplification with-feedback da\_ fractional charge in completication without feedback

Problems:

is Calculate the gats of the negative feedback amplifier having A=2000. If the feedback factor is 20%.

<u>Soln</u>: Griven: A=2000, B=20-1. = 0.2. Af= ?

$$f = \frac{A}{1 + A_{\beta}} = \frac{2000}{1 + (2000)(0.2)} = 4.98$$

27. An Amplifier without feedback has voltage gain Q 2000. If the voltage gain changes by 201. due to Variation in temperature, find the change in gain Q the feedback amplifier. Given that  $\beta = 0.1$ Soln: Given: A = 2000,  $\beta = 0.1$ .  $1 = \frac{dA}{A} = 20.1 = 0.2$ .

we have,

$$\frac{\partial A_f}{A_f} = \frac{1}{A_f^{p+1}} \left[ \frac{\partial A}{A_f} \right],$$

$$= \frac{1}{1+(2000)(0.1)} \left[ 0.0 \right]$$

$$\frac{dH_{f}}{Af} = 0.000995$$
  
\*/.  $\frac{dA_{f}}{Af} = 0.0995.1.$ 

An Amplifier has a bandwidth of 200KHX and voltage gain of 1000 is what will be the new band width and the gain if 5-1. at nagative feedback is employed. is what is the gain bandwidth product with and without

feedback.

iii) what must be the feedback factor required for the bandwidth to be IMHZ. Soln: Given: A=1000. BoW=200KHZ, i> B=5.1 = 0.05  $Af = \frac{A}{1+AB} = \frac{1000}{1+(1000)(0.05)} =$ = 1000 Ap = 19.6 Bandwidth with feedback: (BOW) = BOW (1+ AB) = 200K [1+50] = 10.2 MHX. d (Bow)f. Af = (B.W). A. (B=W)f= [B=W]×A = 10-2 MHZ. it's Gain Band wedth product. with feedback = [B.W)f.Af = (10,2×10) (19.6) = 199.9 = 200 MHZ. Without feedback = [B.W].A = [200][1000] = 200 MHZ. iii) Given: (B.W)f= 1 MHz. (B·W) = (HAB) B.W. 1×10°= (1+ 1000 B] [200 × 103] B= 0.004 = 0.4% 4) A feedback Amplifeer consepts of 2 amplifiers connected in peries each having voltage gain of 100 i) what should be the feedback factor to have an

overall gain of 100?

it? If the gain of each amplifier reduces to so due to parameter variations, what is the change in the overall gain?

Solo: 17 Two amplifiers are connected in series.

.: Gain willout feedback A= 100 x100 = 104.

The overall gain required = Gain with-feedback = Af = 100.

 $A_{f} = \frac{A}{1 + A_{f}B}.$   $100 = \frac{10^{4}}{1 + 10^{4} \cdot B}.$ 

·· B= 0.0099 => 1. B= 0.991.

il) The gain of each amplifies seduces to 50. Gain without feedback: A= 50x50 = 2500 Over all gain.

$$A_{f} = \frac{A}{1 + A_{f}}$$
$$= \frac{2500}{1 + (2500)(0.0099)}$$
$$[A_{f} = 97.09]$$

: change in the overall gash = 100-97.09 = 2.91 & 2.91%

B) Given that gain without feedback A= 10<sup>5</sup> and with feedback Af= 50 and B= 0.01999. If the change in the gain without feedback is 10th find the perientage change in gain with feedback.

Soln: Given: A=105, Af=50 and B=0.01999 Change in gain wellbout feedback dA = 10th. is 1/2 charge in gain without feedback = dAx100 = 104 × 10\$ = 10% = 0.1.  $\frac{dA_{f}}{A_{f}} = \frac{1}{1+A_{B}} \begin{bmatrix} \frac{dA}{A} \end{bmatrix}.$  $\frac{dAf}{Af} = \frac{1}{1 + (10^5)(0.01999)} [0.1].$ dag = 5×105 . dAL = 5x105 x100 = 0.0005.1.

67. The gain factors in a fieldback ston are A=5×10<sup>5</sup> and Af=100. The parameter Af must not change more than ±0.001% due to change in A. what is the maximum allowable variation in A.

Solo: Given: A= 5×105, Af=100, -1. dAf=0.001 %

 $Af = \frac{A}{1 + A\beta}$   $100 = \frac{5 \times 10^{5}}{1 + 6 \times 10^{5}\beta}$   $B = 0.009998 \quad J.\beta = 0.99984.$   $\frac{dAF}{Af} = \frac{1}{1 + A\beta} \left[\frac{dA}{A}\right]$ 

$$0.001 = \frac{1}{1 + (0.009998)(055)} \left[\frac{dA}{A}\right]$$

: Allowable of change in A is ±5%

+7. An Amplifier with open loop gain A=1000±150 is available. There is a necessity of an amplifier whose voltage gain varies by no more than ± 0.15.1.

find is B of the feedback now used

2) Gain with feedback.

<u>Soln</u>: Given: A= 1000±150,  $\frac{dAf}{Af} = 0.15 \cdot 1.$ ,  $\frac{dA}{A} = \frac{1150}{1000} = 0.15$ 

 $\frac{dAf}{Af} = \frac{1}{1+BA} \begin{bmatrix} \frac{dA}{A} \end{bmatrix}.$  1.  $\frac{dA}{A} = 15 \cdot 1_0$ 

-: 1+AB= 100 B= 9.9.1

ウ

27 The Gain with feedback is given by,

$$Af = \frac{A}{1+AB}$$
= 1000

1+ (0.099) (1000)

$$Af = 10$$

An Amplifier has a high Kequency response described as 
$$A = \frac{A_0}{1+j} |W_{W0}\rangle$$
, where is  $A = 1000$ .
W<sub>2</sub> = 10<sup>4</sup> rad/s. Find the feedback (neqative) factor B. which will satisfie the upper corner frequency (W2) to 10<sup>5</sup> rad/s. what is the corresponding overall qain q the ample for ? Find also the qain - bandword/th product in each case.
Seln: Given.  $A = 1000$ .  $W_2 = 10^4 \text{ trad} 1/s$ .  $W_{2f} = 10^5 \text{ rad} 1/s$ .
from Gain eard bridts product.
 $A \cdot (6 \cdot W) = A_f \cdot (6 \cdot W)_{2f}$ .
 $A \cdot W_2 = A_f \cdot W_{2f}$ .
 $A_f = \frac{A \cdot W_{2f}}{W_2} = \frac{(000 \times 10^5)}{10^4}$ 
Garn Bandwidts product without -feedbacts  $= 10^7$ .
Gain Bandwidts product without  $= 10^7$ .
Gain Bandwidts product without  $= 10^7$ .
Gain Bandwidts product without  $= 10^7$ .
 $feed back = 100 \times 10^5$ 
 $= 100 \times 10^7$ 
 $= 10^7$ .

## OSCILLATORS.

Oscellators are defined as an electronic muit which essentially produces a signal output waveform even without input signal excelation.

@ Oscellator is an electioner circuit which convols devig to a.c operlations.

#### Applications:

to To generate sinusoidal signals which are used in radio and TV broad cable.

27 To generate square wave which are used as a clock signals in computation, mobile phones and other digetal systems.

3). In Signal generators, which are used in Laboratories to tur the chill.

4). In the communication system to generate the Carrier signals.

<u>Classification of oscillators</u>: Oscillators can be classified based on various criteria as Based on operating principle

1) Feedback oscillators

it's Negative registance effect oscillators.

b) Based on type of output have folms

is sinuspedal escellators of termonic opullators.

ity Non- finusoidal oscillators of Relaxation Oscillator

cy Based on Feedback chi employed. By RC oscillators it LC operllators.

## OSCILLATORS.

Oscellators are defined as an electronic muit which essentially produces a signal output wavefor even without input signal excelation.

& Oscellator is an electioner circuit which converts devig to a.c operlations.

### Applications:

1. To generate sinusoidal signals which are used in radio and TV broad cable.

27 To generate square wave which are used as a clock signals in computation, mobile phones and other digetal systems.

3) In Signal generators, which are used in Laboratories to this the chill.

4). In the communication system to generate the Carrier signals.

### classification of oscillators:

as Based on operating principle.

14 Feedback oscillators

ity Negative registance effect oscillators.

b) Based on type of output have follows

is sinusoidal escellators os tarmonic oscillators.

ity Non-finupoidal operllators of Relaxation operellation cy Based on Feedback chit employed

By RC OBCELLATOOR ITY LC OBERLATOOR.

d) <u>Baked on frequency of the generated signals</u>. i) Audio frequency (AF) oscillators (A few Hz to 20KHZ). i) Radio frequency (RF) oscillators (Aoktiz to 30MHZ). ii) New High frequency (VHF) oscillators (30MHZ-300 MHZ) ii) Utia High frequency (UHF) oscillators (300 MHZ-36HZ). v) Micronave oscillators.

### Concept of Feedback:

Feedback is used to improve the performance of a device and to make it more ideal.

Poperive feedback is used in case og oscillatop i-e the feed signal is in phase in the source input Signal. Popifive feedback sepulti into oscillations and hence used in electronic circuits.

hence used in Obstantic agains. Consider the oscillator chr.  $V_{S} \longrightarrow Pmplifier \to V_{0}$ . Consider the oscillator chr.  $V_{S} \longrightarrow Pmplifier \to V_{0}$ . Shown to fig. with Amplifier  $+V_{F}$ gain 'A' & fleedback factor B.  $+V_{F}$ Then  $\overline{A = \frac{V_{0}}{V_{0}}} + loop qain fig:Concept q feedback of the amplifier.$ 

The closed loop gain of the firmit & gainwith feedback is given by, Af.


$$A_f = \frac{V_0}{V_S}$$

Vf is added to the input of the complifies.  $V_i^* = V_S + V_F$ and from  $\beta = \frac{V_F}{V_0} \Rightarrow V_F = \beta V_0.$ 

 $V_{i} = V_{S} + \beta V_{0}.$   $V_{S} = V_{i} - \beta V_{0}.$   $Af = \frac{V_{0}}{V_{S}} = \frac{V_{0}}{V_{i} - \beta V_{0}}.$ 

Dividing the numerator & Denominator by Vi. in  $A_{\mu} = \frac{V_0 | v_i}{V_{\mu}^2 | v_i - \beta V_0 | v_i}$   $A_{\mu} = \frac{A_{\mu}}{1 - A_{\mu}^2}$   $H_{\mu} = A_{\mu}$   $H_{\mu} = A_{\mu}$   $H_{\mu} = A_{\mu}$ 

The above equation shows that gain with feedback increases as the amount of positive feedback increases.



feedback factor B<1 as shown in figure above.

The Bapic amplifies is inverting it produces phase shift of 180° blue 1/p & olp. as the feedback

must be positive of a of the feedback now must be in phase with vs. Hence now uses a phase shift of 180° while feeding back vig from old to I/P. this ensures the feedback.

From the above figure.  $V_0 = AV_i \longrightarrow 0$   $V_f = \beta \cdot V_0, \longrightarrow 0$ Substitute eq. 0 in O.  $V_f = B \cdot AV_i^2$ .  $V_f = AB \cdot V_i$ 

when [AB] = 1 then  $Y_{f} = Y_{I} \Rightarrow V_{S} = 0$ . and total phase shift around loop is <u>360</u><sup>°</sup>. The above two are the sequired conditions to make the circuit to work as oscillator. And there conditions are called as <u>Barkhausen</u> Conterion for Oscillations.

Statement: It states that.


Bainstern back

- 17. The total phase shift around a loop, as stignal proceeds from 1/p through amplifier, feedback new back n/w to ilp again completing a loop is precipily 0° & 360°
- 2) Magnitude of the product of open loop gain of amplifier (A) and magnitude of feedback factor & is unity i.e [AB]=1

alog the cold again

\* When ABI>1,

The total phase shift is 360° of 0° and IABISS. Then operlation are of growing type.



AAAAA Time.


fig: Growing type of oscillations.

\* When Ap1=1.

oscellations with constant prequency and aniphtide are called Suptained opeillations. fig: suptained opiellations.

\* when IApIK1.

The total phase shift is 0° & 360°, IABI<2 then the oscillations are of decaying type.




Note: In practical operlatore, it is not necessary to supply an input signal vio to start oscillations. Instead, oscillations are self-starting and begin as soon as de power is applied. What makes this possible is thermally produced noise in the repistors and

other components. But only one flequency component for of the noise satisfies Bookhausen costerron and the circuit oscillates with that pork cular frequency. i.e. feedback new is a frequency selector circuit. This initially feedback voltage is amplified and conknuously reinforced repulling in building of the Operal and depending on the loop gain and the feedback factor of the circuit.

Thus, all practical opcillators have. 17 An Amplifice consisting an active device. 27 A frequency selective feedback nuo to determine the frequency of oscillation.


### Phase Shift Opullator

The figure below shows the Block dragham of Phore shift operlator.



This oscillator can be constructed by using Op-Amp and transplor also. with same feedback now. This is also called RC-phase shift oscillator. The cacuer consisting an amplifice and a feedback now consisting

of Resistors and capacitors awanged in ladder fasheon. Hence such an Oscillators & also called ladder type RC phase sheyr optillators.






fig: phase shift oscillator Uping op. Amp. fig: phase shift opcillator using teansistor.

Each of the RC Beckions in the feedback loop can provide a maximum phase shift of 60? Oscillations occurs at the frequency for which the total phase shift through the 3 RC sections. is 180°. The op-Amp is investing provides 180°. to meet the requirement for oscillation of 360° of (0) phase shift orround the loop.

For 3 equal KC sections, the attenuation is

$$\beta = \frac{1}{29} = \frac{\sqrt{2}}{V_0}$$

To meet the conditions for opeillations i.e. Borthausen's contesion |AB|=1 . |A|=29.

. The voltage gain of the amplifice must be 29.

$$i = -\frac{RF}{R_1} = 29.$$

$$\frac{R_1}{R_1}$$

for suptained oscillation.


The frequency of the obsillations is given by.  $f_0 = \frac{1}{2\pi RC\sqrt{2N}}, \qquad N \rightarrow \frac{n_0}{2} q RC sections.$ 

Since we are wring three RC sections.

$$f_1 = \frac{1}{2\pi R c \sqrt{6}}$$

# Wein Bridge Oscellator


The figure below shows the op-amp based web bridge operllator. In order to have more stability and flexibility in changing the frequency wein bridge operllator is used.



Scanned by CamScanner

The feedback new comprises of a wein botdge in curr. The operand is used in non-investing configuration operation occurs at the frequency for which the phase shift through the wein bridge is of because applifies is in non-investing mode.

The figure wein bridge excellator ying op-Amp Can berdrawn as shown in figure below.



Derivation for frequency of oscillations for when bridge.

A Li up conpider feedback Vin <u>ref</u> tig: feedback niw of hig: feedback niw of wein bridge opuillator. Connected in privallel. Her up conpider the impedance of peries Rc niw as Z<sub>1</sub> and impedance of the privallel Rc niw as Z<sub>2</sub>.

The Series RC new Represente High pars filter and porallel RC new Represente Low parn filter with Low impedance. These both together forms a notch-filter. The frequency response q notch filter is as shown below. Gain The for is called the Resonant frequency.

I site i frequency at which the feedback new providing of phase shift is called Resonant frequency of frequency of Oscillation. From the circuit diagram,

as already said the feedback nlw

Shoud provide o phase shift. The

$$V_{out} = \frac{z_e}{z_1 + z_2} \cdot V_{in}^{\circ}$$

$$\Rightarrow \frac{V_{out}}{V_{in}} = \frac{\chi_2}{\chi_1 + \chi_2} \longrightarrow \mathbb{O}$$

$$Z_{2} = R_{2} ||^{X} C_{2}$$
where  $X_{c_{2}} = \frac{1}{jwc_{2}}$ 

$$Z_{2} = R_{2} ||^{Y} jwc_{2}$$

$$Z_{2} = \frac{R_{2} \cdot |jwc_{2}}{R_{2} + \frac{j}{jwc_{2}}}$$

$$Z_2 = \frac{R_2}{1 + j w R_2 C_2} \rightarrow \textcircled{D}$$

$$Z_{1} = R_{1} + xc_{1}$$

$$= R_{1} + \frac{1}{jwc_{1}}$$

$$Z_{1} = \frac{jwR_{1}c_{1} + 1}{jwc_{1}} \rightarrow (3).$$

Detwolfor

Substitute the value of X1 & X2 in eq -D.

$$\begin{aligned} \frac{V_{out}}{V_{in}} &= \frac{\frac{R_{e}}{1+jwR_{e}G}}{\frac{jwR_{i}(c_{1}+1)}{jwc_{i}} + \frac{R_{e}}{1+jwR_{e}G}} \\ &= \frac{R_{e}}{1+jwR_{e}G} \times \frac{(jwc_{i})(1+jwR_{e}G)}{(jwR_{i}(q_{1}+1))(1+jwR_{e}G) + R_{e}jwc_{i}} \\ &= \frac{jwR_{e}C_{i}}{jwR_{i}(c_{1}+1) - w^{2}R_{i}C_{i}R_{e}G_{e} + R_{e}jwc_{i} + jwR_{e}G_{e}} \\ R_{e} \frac{V_{out}}{V_{in}} &= \frac{jwR_{e}C_{i}}{(1-w^{2}R_{i}C_{i}R_{e}G_{e}) + jwC} R_{i}(c_{1}+R_{e}C_{i} + R_{e}G_{e})} \\ TD find the Reionant flequency. Equate  $I = 1 - w^{2}R_{i}C_{i}R_{e}G_{e} = 1 \\ w = \frac{1}{\sqrt{R_{i}C_{i}R_{e}G_{e}}} \\ H = \frac{1}{\sqrt{R_{i}C_{i}R_{e}G_{e}}} \\ \frac{R_{i}}{R_{i}} = R_{e} \text{ and } G_{i} = G_{e} \\ \frac{\int d_{e}}{R_{e}} \frac{I}{R_{e}} R_{e} - \frac{1}{w^{2}R_{e}G_{e}} \\ \frac{\int d_{e}}{R_{e}} \frac{I}{R_{e}} R_{e} - \frac{I}{w^{2}R_{e}G_{e}} \\ \frac{\int d_{e}}{R_{e}G_{e}} \frac{I}{W(R_{e}G_{e})} \\ R_{e} = \frac{R_{e}G_{e}}{V_{in}} \\ R_{e} = \frac{R_{e}G_{e}}{V_{in}} \\ R_{e} = \frac{R_{e}G_{e}}{R_{i}(c_{1}+R_{e}G_{e}) + R_{e}G_{e}} \end{aligned}$$$

$$B = \frac{R_{c}}{3R_{c}} \quad [: R_{1} = R_{2} = R \quad & (q = G = C)$$

$$B = \frac{1}{|Z|}$$

$$B = \frac{1}{|Z|}$$

$$B = \frac{1}{|Z|}$$

$$For Bookhausen calterion AB = 1.$$

$$A = \frac{1}{|B|}$$

$$= \frac{R_{1} G_{1} + R_{2} G_{2} + R_{2} G_{1}}{R_{2} G_{1}}$$

$$A = \frac{R_{1}}{|B|} + \frac{G_{2}}{|B_{2} G_{1}|}$$

$$A = \frac{R_{1}}{|B_{2}|} + \frac{G_{2}}{|B_{2}|} + 1$$

$$A \Rightarrow Gain Q_{1} + He non Siver King amphifies.$$

$$I + \frac{R_{4}}{R_{3}} = \frac{R_{1}}{|B_{2}|} + \frac{G_{2}}{|B_{2}|} + 1.$$

$$Condr Kon to be satisfied for. Suptained by callering.$$

$$He Know AB = 1. and B = \frac{1}{|B|}.$$

$$A = \frac{1}{|B|}.$$

$$A = \frac{1}{|B|}.$$

 $\frac{R_4}{R_3} = 2$   $R_4 = 2R_3$ 

=>

 $l+\frac{R_4}{R_2}=3$ 

Summultipling we can write.  $\frac{R_3}{R_4} = \frac{R_1}{R_2} + \frac{G}{G}$   $\therefore f = \frac{1}{2\pi\sqrt{R_1G_1R_2G_2}}$   $I_1 R_1 = R_2 = R \quad B \quad G = G = C$   $f = \frac{1}{2\pi R_1}$ 

and satio og Ry to Ry mus be greater than 2 to provide a sufficient loop gain for cacuer to oscillate at the frequency. Problema:

1. Design a RC phase shift oscillator for for likitz. Soln: Given fi= 1 KHZ.

For RC phase shift oscillator

$$f = \frac{1}{27\sqrt{6} \text{ pc}}$$

Let C= 0.1 MF. .. R= -1 27 VGC.f

 $\frac{R_F}{D} > 29. \Rightarrow R_F > 29R.$ 

RF>18. 85K.D.

- Select RF = 21KS2.

Derigned Values: R=6502 RF=21KS2. & C=001MF.


2. a) Determine the value of RF necessary for the Chr shown in fig. below to operate as an oxcellator. b) what is the flequency of Oscellation.

soln: a) TO ptart Oscillation (Ap)>1

$$\beta = \frac{1}{2q}$$

$$|A| > 2q.$$

$$\frac{RF}{R} > 2$$



$$R_{F} > 29R = 29(10K)$$

$$R_{F} > 29RK = 29(10K)$$

$$R_{F} > 29RK = 29(10K)$$

$$R_{F} > 29RK = 20K = 1$$

$$Select [R_{F} = 320K = 1$$

$$= \frac{1}{2\pi\sqrt{6}(10K)(0.001 \text{ ps})}$$

$$[f = 6.5 \text{ KHz}]$$

$$= \frac{1}{2\pi\sqrt{6}(10K)(0.001 \text{ ps})}$$

$$[f = 6.5 \text{ KHz}]$$

$$= \frac{1}{2\pi\sqrt{6}(10K)(0.001 \text{ ps})}$$

$$[f = 6.5 \text{ KHz}]$$

$$= 300 \text{ Kp} = R_{F} = 100 \text{ Kp}$$

$$R_{F} = 300 \text{ Kp} = R_{F} = 100 \text{ Kp}$$

$$R_{F} = 300 \text{ Kp} = R_{F} = 100 \text{ Kp}$$

$$R_{F} = 300 \text{ Kp} = R_{F} = 100 \text{ Kp}$$

$$R_{F} = 300 \text{ Kp} = R_{F} = 10 \text{ KHz}.$$

$$R_{F} = 100 \text{ Kp} = 10 \text{ KHz}.$$

$$R_{F} = \frac{1}{2\pi \text{ Kc}} = \frac{1}{2\pi \text{ Kc}} \times 0.001 \times 10^{6}$$

$$f_{0} = 3.609 \text{ KHz}.$$

$$R_{F} = 100 \text{ Kp} = \frac{1}{2\pi \text{ Kc}} + \frac{1}{2\pi \text{ Kc}} = 10 \text{ KHz}.$$

$$R_{F} = 100 \text{ Kp} = \frac{1}{2\pi \text{ Kc}} = \frac{1}{2\pi \text{ Kc}} = 0.159 \text{ MF}.$$

4) Find-the value of R & C for an output flequency of 1 KHZ in RC phase shift oscillator.

Soln: Given f=IKHZ,

$$f = \frac{1}{\sqrt{2\pi}Rc\sqrt{6}}$$
  

$$tur \quad C = 0.1 \mu F. \qquad R = \frac{1}{\sqrt{2\pi}c\sqrt{6}}$$
  

$$R = \frac{1}{\sqrt{2\pi}x \ 0.1 \times 10^{6} \times \sqrt{6}}$$
  

$$R = 645.745$$

\$ The frequency of sensitive as my of wein bridge oscellator uses  $G_1 = G_2 = 0.001 \mu F$ ,  $R_1 = 10 \text{ ks.}$ , where  $R_2$ is kept variable. The frequency is to be lok + to 60 k+ z. By varying  $R_2$ . Find the min and maximum value.

Q R2.

soln: Given CI=C2=0.001 MF, RI=10KD2, f= 10KHZ to GONHZ

$$f = \frac{1}{2\pi\sqrt{R_1R_2C_1C_2}} + \frac{Copeil}{D} f = 60Hz.$$

Casei) f= 10KHZ.

$$f^{2} = \frac{1}{(2\pi)^{2}(R_{1}R_{2}C_{1}G)}$$

$$R_2 = \frac{1}{(2\pi)^2 R_1 C_1 C_2 \times f^2}$$

R= 25.33KR

#### 555 Timer

The 555 times is a popular and versatile monolithic integrated circuit (IC) developed by <u>signetice</u> (orporation in early 1970. This times IC is highly stable and generates accurate time delays and oscillations. The time delays and time pulses whose duration and frequency is determined by an externally connected timing scients.

The IC is available in 8 pin and also in 14-pin. This 555 times can prodive time delays ranging from Us (micropeconds) to hours. It requires power supply Vcc which can range from +5x to +18v. The 8 pin Vcc which can range from +5x to +18v. The 8 pin





fig: pin diagnam of 555 time.

The below figure shows the internal diagram of the 555 timer. The Chi is divided into 5 parts. is voltage dividue chi 2> Comparator made up of two op-amps. 3> Re flipplop H> Discharge caluet 3>0/P. The voltage divider consists of three 55 resistors. The comparators are set at 2/3 Vcc and 1/3 Vce as reference voltages.



The following are details of the various pine of 5555

Pin 1: It is the ground traminal.

<u>Pin 2</u>: It is the thigge terminal. If the voltage at this terminal is greater than 1/3 Vcc the output is Low. Since it is inverting comparator. If the voltage at this terminal is less than 1/3 Vcc the olp is thigh. <u>Pin 3</u>: It is the output terminal. This terminal may be thigh & low. <u>Pin 4</u>: It is the reset terminal. When not in use it is connected to Vcc to avoid any false triggering. The times can be reset by making this pin Low. <u>Pin 5</u>: It is the control vig terminal. An external vig applied at this pin charges the threshold vig which is *Sig Vcc* 

Pine: It is the threshold terminal. This is the non inverting input of the upper comparator when the vig at this pin is equal to & greater than old vcc. Then olp of the upper comparator goes thigh which in them switches the olp of the times is low.

Pro 7: It is discharge terrinal. It allows discharging timing capacitor through timing resistor.

Pin 8: It is the power supply terminal Vcc.

#### 555 times Features

- 1. 555 times can be used to produce accurate and heaply stable time delays.
- 2. It has two operating modes: a) Monostable b) Astable.
- 3. 555 time can operate with voltage ranging from +5 to +182 and can drive load up to 200 mA. H. It is compatible with TTL and cross logic chts.
  - 5. Has very High temperature stability [-55° to 120°C].

Applications of 555.


- is can be used as oscillator
- of Linear ramp generator
- 3) To generate phim waver.
- H) Frequency divider
- Automatic Batterry changer.

The two modes of operation of 555 kiner. is is Monophable multivibrator as Astable multivibrator

1 m la marine

Astable Multivibrator wing IC 555-Emer. dh Astable multivibrator does not have any stable state, It keeps changing its state from dow to high. and high to low. This type of opeillator is also called flee running multivibrator. I rectangular wave generator ctr.

Aptable multivibrator does not require an external circuit to change the state of the output. The ckr diagram of the Astable multivibrator is as shown in figure below.



Scanned by CamScanner

The Bosic objective of an article multivibrator it to switch the outpute states or the desired time intervals. Switch the outpute states or the desired time intervals. Without any external intervention. This is adhieved by controlling without any external intervention. This is adhieved by controlling the discharge terminal of 555 IC, through a capacitor. The discharge terminal of 555 IC, through a capacitor of Inside the IC. paporitor is connected to the collector of Inside the IC. paporitor is connected to the collector of the transition whose base is directly connected to the of the transition whose base is directly connected to the "investing fuminal of SR flipples. Your is taken from the "investing fuminal output (i) of SR flip flop. So when flipplop of 9 is thigh your will be low and when 9 is low. Your will be thigh.

ter us assume the chr is powered up and the status at flipplop is q is low. i.e.  $\overline{q} = \text{High}[\text{Vout}]$ . The q is directly connected to the base q the transistor which makes the transistor to be in cut off state [OFF which makes the transistor to be in cut off state [OFF state] i.e. open chr. which makes the capacitor to directly connected to power supply Vac through  $R_{P} \leq R_{P}$ . so the capacitor will charge to wards  $V_{CC}$  and charging time constant will be  $(R_{P}+R_{P}) \leq C$ . During this time output is thigh as R=0 and S=1 makes the context of q=0.

when the capacitor voltage vc tares to become just greates than 26 vcc. The upper comparator of p becomes the i.e. R=1 and S=0 thus G=0 [Vour=0] and G=1 i.e. the base of the transistor will get high value which makes the transistor to go to saturation region of on state. Now the capacitor will start discharging through R8. with time constant <u>TOFF= RBC</u>.

Thus the capacitos, c periodically charged and discharged blue als vice and ys vice respectively. The op waveform and the capacitor voltage waveforms are as shown in tig above.

Scanned by CamScanner

Design: QN Time: is the time of which the times of Voit has demained in thigh state. It is indecated by Ton & Theop & To OFF TIME: is the time for which the time of Vout has remained in Low state. It is indicated by TOFF & TLOW & TD on time and OFF time dependend on the values of RA Ro and c. so desired ON Time and OFF time can be calculated by RA & Ro and C values.

+ Voltage across the capacitor at any instant during charging period is given by Vc = Vcc (1-etirc).

+ The time taken by capacitor to charge from 0 to 1/3 Vcc

18, 
$$\frac{1}{3}V_{cc} = V_{cc}(1 - e^{t/R_c}) = t_1 = 0.405 R_c$$

capacitor to charge from o to + The time taken by 2/2

$$3Vcc$$
  $S'$   $9/3Vcc = Vcc(1-e^{tlec}) = t2.$ 

t2 = Rc loge3 = 1.0986 Rc

. time taken by the capacitor to charge from 1/3 vcc to ab vcc is.

$$T_{c} = (t_{2} - t_{i}) = (1.0986 - 0.405) Rc$$
$$T_{c} = 0.693 Rc$$

Substituting R= RATRO.

TC = THigh = TON = 0.693 (RA+RB) & C.

The time during which the capacitor storts discharging is To & Thow = 0.693 RgC.

The discharging of Capacitor at any instart of time is  
given by,  

$$V_c = \partial_{13} V_{cc} \cdot \frac{1}{c} \frac{1}{4} V_{cc}$$
  
 $S V_{cc} = \partial_{13} V_{cc} - \frac{1}{c} \frac{1}{4} V_{cc}$   
 $\frac{1}{4} \frac{1}{d} = 0.693 R_{e}^{c}$ . If  $\overline{IOFF} = 0.693 R_{B}^{c}$   
 $\overline{I+d} = 0.693 R_{e}^{c}$ . If  $\overline{IOFF} = 0.693 R_{B}^{c}$ .  
 $\overline{I+d} = 0.693 R_{e}^{c}$ . If  $\overline{IOFF} = 0.693 R_{B}^{c}$ .  
 $\overline{I+d} = 0.693 (R_{B} + 2R_{B})^{c}$ .  
Frequency,  $f = \frac{1}{T} = \frac{1.444}{(R_{A} + 2R_{B})^{c}}$ .  
Duty cycle =  $\frac{Thigh}{T} = \frac{Thigh}{T_{High} + T_{LON}} = \frac{ToN}{ToN + ToFF}$   
Duty cycle =  $\frac{R_{A} + R_{B}}{R_{A} + 2R_{B}}$   
 $\frac{1}{10}$  Duty cycle =  $\frac{R_{A} + R_{B}}{R_{A} + 2R_{B}}$ .  
 $\frac{1}{10}$  Duty cycle =  $\frac{R_{A} + R_{B}}{R_{A} + 2R_{B}}$ .  
 $\frac{1}{10}$  Duty cycle =  $\frac{R_{A} + R_{B}}{R_{A} + 2R_{B}}$ .  
 $\frac{1}{10}$  Duty cycle =  $\frac{R_{A} + R_{B}}{R_{A} + 2R_{B}}$ .  
 $\frac{1}{10}$  Duty cycle =  $\frac{R_{A} + R_{B}}{R_{A} + 2R_{B}}$ .  
 $\frac{1}{10}$  Duty cycle =  $\frac{R_{A} + R_{B}}{R_{A} + 2R_{B}}$ .  
 $\frac{1}{10}$  Duty cycle =  $\frac{R_{A} + R_{B}}{R_{A} + 2R_{B}}$ .  
 $\frac{1}{10}$  Duty cycle =  $\frac{R_{A} + R_{B}}{R_{A} + 2R_{B}}$ .  
 $\frac{1}{10}$  Duty cycle =  $\frac{R_{A} + R_{B}}{R_{A} + 2R_{B}}$ .  
 $\frac{1}{10}$  Duty cycle =  $\frac{R_{A} + R_{B}}{R_{A} + 2R_{B}}$ .  
 $\frac{1}{10}$  Duty cycle =  $\frac{R_{A} + R_{B}}{R_{A} + 2R_{B}}$ .  
 $\frac{1}{10}$  Duty cycle =  $\frac{R_{A} + R_{B}}{R_{A} + 2R_{B}}$ .  
 $\frac{1}{10}$  Duty cycle =  $\frac{R_{A} + R_{B}}{R_{A} + 2R_{B}}$ .  
 $\frac{1}{10}$  Duty cycle =  $\frac{R_{A} + R_{B}}{R_{A} + 2R_{B}}$ .  
 $\frac{1}{10}$  Duty cycle =  $\frac{R_{A} + R_{B}}{R_{A} + 2R_{B}}$ .  
 $\frac{1}{10}$  Duty cycle =  $\frac{R_{A} + R_{B}}{R_{A} + 2R_{B}}$ .  
 $\frac{1}{10}$  Duty cycle =  $\frac{R_{A} + R_{B}}{R_{A} + 2R_{B}}$ .  
 $\frac{1}{10}$  Duty cycle =  $\frac{R_{A} + R_{B}}{R_{A} + 2R_{B}}$ .  
 $\frac{1}{10}$  Duty cycle =  $\frac{R_{A} + R_{B}}{R_{A} + 2R_{B}}$ .  
 $\frac{1}{10}$  Duty cycle =  $\frac{R_{A} + R_{B}}{R_{A} + 2R_{B}}$ .  
 $\frac{1}{10}$  Duty cycle =  $\frac{R_{A} + R_{B}}{R_{A} + 2R_{B}}$ .  
 $\frac{1}{10}$  Duty cycle =  $\frac{R_{A} + R_{B}}{R_{A} + 2R_{B}}$ .  
 $\frac{1}{10}$  Duty cycle =  $\frac{R_{A} + R_{B}}{R_{A} + 2R_{B}}$ .  
 $\frac{1}{10}$  Duty cycle =  $\frac{R_{A} + R_{B}}{R_{A} + 2R_{$ 

L

Torr = 0.693 Rec  
= 0.693 x 7+5 x10 x0.1 x10<sup>6</sup>  
(br = 0.50 ms)  
Total peetod. T = Ton + Torr  
= 1.04 ms + 0.52 ms  
T = 1.56 ms  
frequency: 
$$f = \frac{1}{T} = \frac{1}{1056 \times 10^3}$$
  
(J) A 555 times is connected as artable multivebrator for  
frequency 400 kHz. Calculate the arc if  $R_1 = R_2 = 8 k \infty$   
Soln:  
 $f = \frac{1.444}{f(R_1+2R_2)C}$   
 $C = \frac{1.444}{f(R_1+2R_2)}$   
 $c = \frac{1.444}{f(R_1+2R_2)}$   
 $c = \frac{1.444}{f(R_1+2R_2)}$ 

C= 0.15nf

Module-5

### Digital Electronics Fundamentals

Digital electronics are the electronics system which use a degetal signal instead & analog signal. Analog and digital signals are used to transmit information by means of electrical signals. In both the form, the signal is transformed into electric signals.

Analog signal [continuous time signal]

It is a signal in which, the amplitude of the signal is defined at each and every instant of time. Analog signal process time warying signals that can take any value accoss continuous sarge of voltage, current & any physical parameter. EX: VmSine, if Vm=20V

o x 2n Time

fig: Analog signal.

Digetal Signal [Discrete Signal] A digital (digetal signal is a one in which the signal ip defined only at perficular instant of time. of teme. Any continuous signal of analog signal Can be concerted into Digital signal by a procen

Scanned by CamScanner

Called Sampling. Digetal signal is nothing but a sampled version of Analog segnal.

In Degetal signals, the inflimation is translated into benany diget. (bit) form i.e o's and is where each bit is representing of two distinct amplitudes.




fig: Discrete signal fig: Binary signal. Difference between Analog & Digital Signal.

Analog Signal is It is an Information Gronying Continuous ware that changes with respect to time

2) It is represented by continuous time signals [Sine weave]

3) It is described by anplitude, frequency, and phase Degetal Signale. 17 It & the diputete wave that carries enflorations in benany form (i.e o's & i's). diget.

25 It is represented by a discrete values of signals. [square wave] 35 It is described by

ber rate & ber intervals. 4) It is more prone to distortion | more susceptible to noise
6) It has no fixed range
6) It teansnite data in the form of wave
2) Ex: Humanvoice. pressure with height.

4) It is len prone to deptortion/less rup ceptible to noise 5) It hap a fixed Range. 6) It carries/tearsmits data in the form of bitnary form. 9) Exis signals used in computer nluss, and in computer nluss, and in computer nluss, and in one year

## Number Systems.

The Marion number systems used in digital systems are.

17 Decemal 2> Binary 3> Octal 4> Hexadecimal.

### Decemal Number System:

In Decemal number system only ten number are used ite from 0 to 9. Thes is called Base-10. System. & radiz-10 number system. The general form of decemal number is

 $d_{m} d_{m-1} \dots d_{3} d_{2} d_{1} d_{0} \cdot d_{1} d_{2} d_{3} \dots d_{n}$ and the equivalence is given by:  $d_{m} \times 10^{m} + d_{m-1} \times 10^{m-1} + \dots + d_{3} \times 10^{3} + d_{2} \times 10^{2} + d_{1} \times 10^{2} + d_{0} \times 10^{2}$  $+ d_{1} \cdot 10^{7} + d_{2} \cdot 10^{7} + \dots + d_{n} \times 10^{7}$ 

For ex: (2504.187)10. In the Subjulipt '10' indicates that the given no in the decimal 10 plan.

#### Binary Number System

In a digital electionic system. The active devices used are operated as swetches and have only two states i.e. on and OFF. For this reason the binary numbering slow is used in which only a digits ie 'o'and I. so benary number system is base-2 & radix 2 number plan.

The general form of benary number is. bon bon-1 bon-2..... by by bo bi bo. b-, b-2 b-3..... bon and its decimal equivalent is given by. bax 2"+ ba-1 x 2"+ ba-2 x 2"+. ....+ bx 2 + b2 x 2 + b, x2 + bo x2+ b; x2 + bx5+...+ bx2. for ex: (11011.1101) = (11011.1101)6. The Subscript & & b' indicates that the given number is in broany & base -2 of radix -2. ston.

The left most ber of a binary number is Called most significant bet (MSB) and the right most bit significant bit (LSB) is called Least significant bit (LSB).

## Octal Number System:

Decional number is most commonly used and it is must proce we are using it in everyday Life. teansactions. and Binary numbers are important because binany numbers can be procened directly wing digital slow.

Rodix & & octal number slos PT is not used directly but they are important for documentation and other purposes. It provides shorthand Reprosentation of multipir numbers. in a digital sim, The octal sim needs & digite i.e o to 7. The general form of octal number in. and the equivalent decimal the Om x 19"+ On x 8"+....+ 03 x 8+ 9 x 8+ 0, x 8+ 0, x 8+ 0, x 8+ 0, x 8  $+ 0_{2} \times 8^{2} + 0_{3} \times 8^{3} + \dots + 0_{n} \times 8^{n}$ for ex: [736.56] = [736.56]8. The subrupt 8 & o indicates that the given number in octal number.

## Hex decimal Number system:

This number system is not commonly used This is used to shorten the supresentation of multiplit numbers. In a digital plan. It is also called sadix-16 of the decimal number plan. The hexdecimal number plan it is not used much. But it provides shorthand representation of multiplet numbers in a digital plan.

The Hexadecimal number system hap 15 digits of numbers, i.e O to 9 and A to F.

The grieal form of hexderi mal number is

(ABC·D)<sub>16</sub> = (ABC·D)<sub>H</sub>. The subscript '16' of 'H' indecates that the given number is in Hexdecional number of base-16 of radex-16,50m.

## Number Conversions

I Decemal to Any base -'s' Elm.

Let us conjecter a decend number which has both integer and fractional point. The integer point is converted into base is ploor by successive deverseos and working the remaindus respectively. The remaindus are to be written is requence floor "bottom to top".

The flactional past is concerted into base is \$100 by successive multiplecation by 's' and writing the whole past of the secur. The sequence to be from top to bottom. The multiplecation to be continued rentell the factional part becomes 'zero' or desired accuracy is obtained. ex i) (398.75), to binary.

In the given number 398 is a siteger part and 0.75 is the flactional part.

2398	0.75×2 1.50 -> 11
$2 \frac{74}{2} - 1$ $2 \frac{37}{0} - 0$ $2 \frac{18}{18} - 1$	0.50×2 1.00 -> 1
29-0	(0.75) = (0.11).
22-0	

398= (100101010)  $(398.75)_{10} = (100101010.11)_{9}$ 2) (398.75)10 to octal i.e base-8. 0.75×8 6.00 - 61 8398 (398)10 = 616  $[398:75]_{10} = [616.6]_{8}$ 3) (398.75), to Hexderimal.  $\begin{array}{r}
16 398 \\
16 24 - 14(E) \\
1 - 8
\end{array}
\xrightarrow{0.75 \times 16}{12.00} \rightarrow 12(C)
\end{array}$ [398.75] = [18E.[]

Scanned by CamScanner

Æ.

Examples: 1) (734)10 to binary. & (734 2367-0 2 183-1 (734) = (1011011110) 9 191-1 8 45 -1 22-1 Q a1 11-0 2 5-1 2 09 -1-0 a) convert (1010.101) into binary. 2 1010. 2 505-0 0.101×2 0.202 -> 0 2 252-1 0.202×2 9 (126-01 2 63-0 0.404 -> 0 231-1  $\frac{0.404\times2}{0.808} \longrightarrow 0$ 215-1 217-1 0.808×2 1.616 -> 1 23.  $(1010.101)_{10} = (1111110010.00011...)_2$ 3) COnvert (8899) 10 into hexaderimal. 16889916556-3 (8899)<sub>10</sub> = (22C3)<sub>H</sub>.  $16 \boxed{34} - c$ 2 - 2

4) 
$$(0.369)_{10}$$
 into Heradertmal.  
Sola:  
 $0.368 \times 16 = 5.888$   
 $0.888 \times 16 = 5.208$   
 $0.208 \times 16 = 5.248$   
 $0.328 \times 16 = 5.248$   
 $0.328 \times 16 = 5.248$   
 $0.348 \times 16 = 5.248$   
 $0.348 \times 16 = 5.248$   
 $0.368)_{10} = (0.5E353).$   
( $0.368)_{10} = (0.5E353).$   
( $0.368)_{10} = (0.5E353).$   
( $0.368)_{10} = (0.5E353).$   
( $0.368)_{10} = (3723)_8.$   
( $0.705 \times 8 = 5.64$   
 $0.64 \times 8 = 5.64$   
 $0.96 \times 8 =$ 

E

**T.** Any base of to Decimal.  
Here we have to use the general rule for  
supresenting numbers in any number higher.  
an an-1 a a a, a = a, 
$$n^n + a_{n-1} x^{n-1} + \dots + a_2 x^2 + a_1 x^1 + a_0 x^2$$
.  
if  $(110111)_2 = (?)_{10}$   
 $(110111)_2 = 1x2^5 + 1x2^4 + 0x2^2 + 1x2^2 + 1x2^4 + 1x3^2$   
 $= 32 + 16 + 0 + 4 + 2 + 1$   
 $= (55)_{10}$ .  
if  $(11101.1011)_2 = 1x3^4 + 1x3^3 + 1x3^6 + 0x3^4 + 1x3^6 + 1x3^4$   
 $= 16 + 8 + 4 + 0 + 1 + 1/2 + 0 + 1/8 + 1/16$   
 $= (2-9, 62 + 5)_{10}$ .  
if  $(0.011011)_2 = 0x3^4 + 1x3^3 + 1x3^4 + 0x3^6 + 1x3^5 + 1x3^5 + 1x3^5$   
 $= 0 + \frac{1}{44} + \frac{1}{8} + 0 - \frac{1}{32} + \frac{1}{64}$   
 $= 0 + 0.25 + 0.125 + 0.03125 + 0.015625$   
 $= (0.421875)_{10}$ .  
if  $(10001101)_2 = 1x3^4 + 0x3^6 + 0x3^5 + 1x3^4 + 1x3^4 + 0x2^4$   
 $+ 1x3^6$   
 $= 12.8 + 0 + 0 + 0 + 8 + 4 + 1$ 

$$\begin{aligned} & (4+76, 36)_{q} = (2)_{10} \\ & (4+76, 26)_{g} = [4 \times 8^{3} + 3 \times 8^{1} + 6 \times 8^{2} + 2 \times 8^{1} + 5 \times 8^{2} \\ &= 2666 + 564 + 6 + 2 \times 4^{2} + 6 \times \sqrt{64} \\ &= (314, 32813)_{10} \\ & (982, 14)_{H} = (2)_{10} \\ & (982, 14)_{H} = 9 \times 16^{2} + 8(11) \times 16^{1} + 2 \times 16^{2} + 1 \times 16^{1} + 4(10) \times 16^{2} \\ &= 2304 + 176 + 2 + 1 \cdot \sqrt{16} + 10 \cdot \sqrt{1266} \\ &= 2304 + 176 + 2 + 1 \cdot \sqrt{16} + 10 \cdot \sqrt{1266} \\ &= 2304 + 176 + 2 + 0 \times 16^{1} + 2 \times 16^{2} + 0 \cdot 039 \\ &= (2482, 1)_{10} \\ & = 3 \times 4^{3} + 1 \times 4^{2} + 0 \times 16^{1} + 2 \times 16^{4} + 1 \times 16^{1} + 2 \times 16^{2} \\ &= 192 + 16 + 0 + 2 + \sqrt{16} + 1 \times 16^{1} + 2 \times 16^{2} \\ &= 192 + 16 + 0 + 2 + \sqrt{16} + 1 \times 16^{1} + 2 \times 16^{2} \\ &= (210, 376)_{10} \\ &= 6 \times 7^{2} + 1 \times 7^{1} + 4 \times 7^{2} + 1 \times 7^{1} + 6 \times 7^{2} \\ &= 2944 + 7 + 4 + \sqrt{17} + 5 \cdot \sqrt{149} \\ &= 2944 + 7 + 4 + 0 \cdot 1428 + 57 + 0 \cdot 102 \\ &= (306, 24496)_{10} \\ &= 4 \times 10 \times 16^{2} + 8(11) \times 16^{1} + c(12) \times 16^{6} + D(12) \times 16^{1} \\ &= 2560 + 176 + 12 + 0.8125 \\ &= (2748 + 8.9125)_{10} \end{aligned}$$

I Binary to Octal conversion.

octal number	Binary Number
0	000
1 1 1 1	001
2	010
3	DII
4	100
5	101
6	110
Ŧ	111

- \* too binary to octal number conversion of whole number, group the given binary number in groups of those three starting from the right most [Isi] and replace each group by the octal number. shown in the above table.
- \* For conversion of flactional part, make group of three starking with the left most bet. If any of the bit is left alone add zeros to make a group of three towards right side of the number.

$$\underbrace{e_{x:}}_{101111} = (3)_{8} \qquad \underbrace{o_{0110}}_{1010101} = (3)_{8} \qquad \underbrace{o_{0110}}_{1010101010} = (3)_{8}$$

$3 > (111011011011.11011)_2 = (?)_8.$ $001111011011011.11011)_2 = (17333.66)_8$
$\frac{4}{2} (1101101110.11101)_{2} \\ \underline{0110110110}_{1010} = (3556.75)_{2}$
5/ $(0.11110101101)_2 = (?)_8$
0. 111 101 011010 = (7532)8 N. Octal to Binary Conversion
To convert octal to binary. Simply replace each octal number by its equivalent z bit binary number.
$\frac{1}{724}_{g=}(?)_{2}$ $\frac{1}{724}=(111010100)_{2}$
$\frac{2}{(365.217)_8} = (?)_2$ 365.217 = (011 110101.010001111)_2
3) $(0.506) = (0.0000000)_2$ 4) $(7463.245)_8 = (111001001.010000)_2$
I Benary to Hexderinal Conversion
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$

- \* For binary to Hexadeumal conversion of whole number. group the given benary number in groups of those fore starting from the right most [LSB] and replace each groups by the Hexadeumal no shown in above figure.
- \* For conversion. 9 poctional past, make group of four starting with the left most ber. If any of the bet is left alone add zerop to make a group of four towards right side of the number. ex:
- $\frac{1}{2}$  (110111101.01)<sub>2</sub> = (?)<sub>16</sub>.
- $000|01|01|10|.0100 = (1 BD.4)_{16}$
- 2> (110111101011101)2
  - 01101110101101 = (6F5D)16
- 3 (0.1101010111011)2
- $0. 110101011011000 = (0. D5D8)_{16.}$
- I. Hexaderinal to Binary Conversion.

To convert theraderimal to binary, simply replace each heraderimal by its equivalent of binary using 4 bits.

 $(ABC)_{16} = (1010 \ 1011 \ 1100)_2$ .  $3 > (2AB-9)_{16} = (?)_2$  $(777)_H = (011101110111)_2 = (0010 \ 1010 \ 1011 \ 1001)_2$ 

4 (22E.7E8)<sub>16</sub> = (?)<sub>2</sub>

(22E. 7E8) H= (0010 0010 1110.0111110 1000)2.

## VII. Octal to Hexaderimal conversion

To convert octal to the adecenal number. We Cannot convert directly therefore octal number should be first converted into binary and then convert into theodecimal number. i.e

octal -> B: nany number -> texadeu mal number.  $e_{x}: y(43=)_{g} = (?)_{16}.$  $(437)_{g} = 100011111 = 000100011111$ = (11F)16. \$ (726.627) = (?)16. (726.627) = 111010110.110010111 = 000111010110.110010111000 = (1 D6. CB8)16. 3) (16.2) = (?) 16  $(16.2)_{g} = 001110.010$ = 0000 1110. 0100.  $= (0E.4)_{16}$ 4> (0.76)8 = (2)16.  $(0.76)_{g} = 0.1110$ = 0.11111000 = (0.F8)16.

Scanned by CamScanner

0

#### VIII. Heradecimal to octal number.

To convert hexaderimal to octal number is not pospilste directly. So first convert the number into binary then to octal number by gronuping 3 bits together. and write the Octal equivalent. Hexaderinal -> Birary -> octal number. CZ: ) (ㅋㅋㅋ)H= (?)8. (777)<sub>H</sub> = (<u>OIILOILLOIII</u>) = (3567) s) (22 E. 7 E8)H= (?)8. (22E. 7E8) += (0010 0010 1110. 0111 1110 1000) = (1056.3750)p. Summary of Conversion Methods. Method. Conversion Multiply by 2 with respective is Binarry to Decimal powers a) Octal to Decimal Multiply by 8 3) Hexderinal to Perimal Multiply by 16. H> Decimal to benary Divide whole number by 2 and multiply plack on by 2. Divide whole number by 8 and B Decimal to octal multiply flackor by 8. Divide whole number by 16 and 6} Decimal to Hexderimal multiply by 16 for the fraction. 7) octal to Brnany representing each digit by group of 3-bite.

Binary to octal - grouping into z lets
Hexadecimal to Binary - represent each diget by gloup eq k-bets.
Binary to Hexadecimal - grouping into 4-bits.
Octal to Hexadecimal - Octal - binary - Hexadecimal.
Hexdecimal to octal - Hexadecimal to binary to Octal.

Pooblem s:

1) Convert (284.65) = (?

2284	
2 142-01	(284.65)10= (100011100.101)2.
2 71-0	
2 35-1	0.65×2
217-1	$1.30 \rightarrow 1$
28-1	
24-0	0.30×2
22-0	0.60 - 0
1-0	0.60×2
	1-20 -> 1

$$(284.65)_{10} = (11C.A..)_{16}$$
  
 $(284.65)_{10} = (434.5146)_{8}$ 

a> (532.65)10=  $(?)_{16} = (?)_{2}$ (6) 532 0.65×16 (532.65)10 10.4 -> 10 16 33-4 = (214.866)16. 2 -0.4×16 = (001000011000. 010 6.4 -> 6 0110 0110) 0.4×16 6.4 ->6.

Scanned by CamScanner

$$\begin{cases} ABCD \\ I6 = (2 = 2) \\ ABCD \\ I6 = (1010, 1011, 11, 00, 1101) \\ I100, 1101 \\ I100, 1101 \\ I100, 12 \\ I100, I100 \\ I1000 \\ I1000$$

(a)  
(a) AB. 
$$s_{1b} = (683.5)_{10} = (1253.40)_{g}$$
.  
(i)  $(464.352)_{g} = (2)_{1b} = (2)_{Q}$   
 $(464.352)_{g} = (111100.0110)_{10} = (164.45)_{H}$ .  
(i)  $(464.352)_{g} = (1111000.01100)_{2} = (164.45)_{H}$ .  
(i)  $(101010.10)_{2} = (2)_{10}$ .  
(i)  $(4034)_{g} = (2)_{10}$ .  
(ii)  $(4034)_{g} = (2)_{10}$ .  
(iii)  $(2616)_{10} = (2)_{16}$ .  
(iii)  $(2616)_{10} = (2)_{16}$ .  
(iii)  $(2616)_{10} = (2)_{16}$ .  
(iii)  $(934)_{10} = (2)_{g}$ .  
(iv)  $(934)_{10} = (2)_{g}$ .  
(iv)  $(934)_{10} = (2)_{g}$ .  
(iv)  $(163)_{2} = (312)_{3}$ .  
(iv)  $(183)_{2} = (312)_{3}$ .  
(iv)  $(1010)_{2} = (1000)_{2}$ .  
(iv)  $(1000)_{2} = (1000)_{2}$ .  
(iv)  $(1000)_{2} = (1000)_{2}$ .  
(iv)  $(1000)_{2} = ($ 

x+8x+3=156 x2+ 8x-153=0. (x+17)(x-q)=0· X=-17 & X=9 Base cannot be negative number. 2=9 2) (211) = (152)8  $2xx^{1} + 1xx^{1} + 1xx^{2} = 1x8^{2} + 5x8^{1} + 2x8^{2}$  $2x^2 + x + 1 = 64 + 40 + 2$  $\vartheta x^2 + \chi + 1 = 106$ 2x+x-105=0 x= 7 & x=-15/2 · 2=7  $3\rangle$  (303)<sub>2</sub> = (457)<sub>8</sub> 3x2+0x2+3xx= 4x8+5x8+7x8 32+3= 256+40+7  $3\chi^2 - 300 = 0$   $\chi = \pm 10$ \$-100=0 . Te=10 4) (1323) = (523). 1×2+3×2+2×2+3×2= 5×8+2×8+3×8 73+37+27+3= 320+16+3  $\chi^3 + 3\chi^2 + 2\chi - 300 = 0.$ 

 $x_{1}=6$ ,  $x_{2}=-4.5$ ,  $x_{3}=-4.5$ 

·" [X = 6]

### Complemente

For a given number 'N' in base-x, we can define two types of complements. "> x = x complement ii' (x = 10) complement. Therefore a detimal number (x = 10) has 10's Complement and is complement. A Binary number hap x = x complement and 1's complement. Octal number (x = x) hap x = x complement and z = x complement. Hexadetimal (x = 16) hap 16's complement and 15's complement.

The sis complement q a number may be obtained by leaving all least significant zeros unchanged, subtracting the first non-zero least significant digit from 's' and then subtracting all other higher segnificant digits from r-1.

The Gr-11's complement q a number may be obtained by subtracting all degets from (Fr-1).

BINARY ADDITION

There are form basic cases of binary addition. i) 0+0=0 3 1+0=13 0+1=1 4 1+1=10 [carry=2 and sum=0]

ex: @ Add 13 & 10.

first convert the Decimal no to Binary and then perform addition

$$i \cdot e \quad (13)_{10} = 1101$$

$$\frac{(10)_{10}}{(23)_{10}} = \frac{1010}{(0111)_{2}}$$

$$i \cdot e \quad (3.25)_{10} \text{ and } (5.75)_{10}.$$

$$i \cdot e \quad (3.25)_{10} = (11.01)_{2}.$$

$$\frac{(5.75)_{10}}{(1001.00)_{2}} = \frac{(101.11)_{2}}{(1001.00)_{2}}.$$

There are fore basic cases of binary subtraction. 0-0=0. 0-1=1 1-0=1 1-1=00-1=0

$$\frac{100}{100} = \frac{100}{100} = \frac{100}{100}$$

Subtraction can be done in two ways pusing is complement of using ofs complement.

### I. Using is complement

The is complement of any binarry number is obtained by changing each of its the number by I and each is in the number by a o Ex: is 1001 - is complement is 0110.

> 11010111 -> is complement is 00101000.

Subtraction using in complement.

There are two cases.

Cape: 1) when the subtrahand the number to be Subtracted) in smaller than the minuerd. procedure: 1) Get the is complement of subtrahand. Add it with minuend. 3). If carry present add it to the LSB 9 The Result. Answer is the Caseri) when the subtrahand the number to be subtracted) is greater than the minuerd procedure: is Ger the is complement of the subtrahand. 2) Add it with the minuerd. 3) The carry will be zero. I by carry is not generated take is complement of the result and place "a negative sign with result" examples: 1/ (1101) - (1000) = (?) Taking is complement of subtrahand (000=011) Add it with menuerd. -. (1101) - (1000) = (010) ie lioi 0111 Carry -> 10100

0101 - result.

0

\* 110010 - 101101  
1's complement of 101101 
$$\rightarrow$$
 010010.  
110010  
 $\frac{10000}{1000100}$   
 $\frac{100010}{1000100}$   
 $\frac{100010}{100010}$   
\* 1101011 - 1110101.  
1's complement of 1110101  $\rightarrow$  0001010.  
1101011  
 $\frac{10001010}{1110101}$   
Carry generated.  $\therefore$  Take the 1's complement  
of the repult i.e - 0001010.  
 $\therefore$  [100011 - 1110101 = - 0001010]  
H? (11101)<sub>2</sub> - (11000)<sub>2</sub> = (?)<sub>2</sub>  
11101  $\leftarrow$  menuerd  
00111  $\leftarrow$  1's complement of subtrahand  
Carry T00100  
 $\therefore$  [10101  $\leftarrow$  Result.  
[(1101)<sub>2</sub> - (11000)<sub>2</sub> = 00(0]]

 $(11000)_2 - ((1101)_2 = (?)_2,$ 

11000 - minuerd

00010 - 1's complement of subtrahand.

(3)

Carry=0 11010

No carry generated ... Take the is complement

9 the result i.e -00101

-10100 = -00100 = -00101

# Subtraction uping s'x complement

Discomplement: To find the D's complement first. find one's complement then add . I to the LSB 9 the 1's complement. ex: 1011 - 0100 - 1/100 - 1/1000 limint. Subtraction users of much Subtraction using d'a complement: 17. Determine the o's complement og subtrahand 2) Add of worth minuerd. 3> If there is a carry, discard it. And use is the 14) If there is no carry. Angwer is negative. Taking s's complement of the result and place a -ve sign with the result. ex: 17. 1101 - 1010. is complement - 0101 goln:

0110 = s'a complement. 1101 0110

Result = (0011) Carry -> 10011

$$\begin{array}{c} (10001 - 1001) \\ (10001 - 1000) \\ (10001 - 1000) \\ (10001 - 1000) \\ (10001 - 1000) \\ (10001 - 1000) \\ (10001 - 1000) \\ (1001 - 1000) \\ (1001 - 1000) \\ (1001 - 1000) \\ (1001 - 1000) \\ (1001 - 1000 - 1000 - 0000) \\ (1001 - 1000 - 0000) \\ (1001 - 1000 - 0000) \\ (1001 - 1000 - 0000) \\ (1001 - 1000 - 0000) \\ (1001 - 1000 - 0000) \\ (1001 - 1000 - 0000) \\ (1001 - 1000 - 0000) \\ (100000) \\ (10000 - 00000) \\ (10000 - 00000) \\ (10000 - 0000) \\ (10000 - 0000) \\ (1$$

A Boolean algebra is a set of binary operations addition, subtraction, and multiplication with elements O & J' Buch that the following laws hold.

Scanned by CamScanner

Ð.

1 commutative property. a> A+B = B+A. B A+B B+A AtB = B+A. 00 D 0 0 B 1 0 6> AB = BA. A B AB BA B 0 0 0 0 GA 0 0 1 0 A 0 D 0 2) Associative property. a) A+(B+c) = (A+B)+C. A+ (B+C) B C 0 A+B (A+B)+C. 0 0 0 B C 0 0 0 0 0 00---0000 1 0 0 0 1 0 10 10.18 0 0 0 0 0 0 0 A+ (B+C) (A+B)+C в C C

B 6> (AB)C = A(BC).A (BC) C BC C AB AB () B B A A I A -ſ l A A (AB) C B A(ec) В Distac butine property. A(B+C) = AB + AC.ay A B C A (B+C) -AB+BC BtC AB BC D D Albte) = AB+BC.

9  $\overline{A+B} = \overline{A} \overline{B}$ 


The complement of a sum is equal to the product of the complements.


A	B	A+B	A.B	and I aller 1	ANT
0	0	1	2	ANN	
0	1	0	0	- ATB	Not
1	0	0	0	в	BB
11	1	0	0		

LOGIC GATES.

Logic gate is a logic user with one ofp & two & more I/p's. The O/p signal is produced when there is a specific combination of 3/p signals. \* only Not gate has one ip.

The various types of Gates are. 3) AND: AB=4. 1) NOT: A DOATY a) OR: A A+B=Y H' NAND: A Y=AB B> E-XOR: A → Do Y=A@B B EX-NOR: A -





# Bapic Boolean Logic Opulations.

AND Operation (Logical Multiplication).
AND Operation [Logical Addition].
NOT Operation [Logical complementary].
In Boolean algebra the constants & variables are allowed to have only two possible values 081.
Other terms used for representing 0 81 are as follows:


0	1
logico	logic 1
Fralse	True.
OFF	ON
Low	+Hiafi
Open Switch	closed switch
No	YES.

AND Operation:

\* AND Operation is represented by AND gate. \* AND gate has two & more inputs and a single ofp

\* AND gate is an electronic circuit in which all the Ip's must be thigh in order to have thigh ofp.

The AND gate 1 AND function can be explained by following series. Switching circuit.



Diades.

(apei) When A=OV & B=OV.

when both input A& B are low voltages, the Cathodes of toth the diodes are grounded The Diodes get forward blased & hence they conduct & the Op Voltage becomes zero.

(ape ii) When A= 0 & B=1 (high).

\* Since A is low (grounded). The tre supply vig Nec forward biases the Diode D, and the Diode D, conducts there the old vig becomes zero.


\* Diode D2 is reverse brased hence it does not conduct and, ofp is zero. (Low]

Cape is when A=1 and B=0.

\* Since voltage & is low (grounded). The the supply voltage Vcc forward biases the Diode D2 & the diode D2 conducts. Hence the opp vig is zero. \* Drode D, is reverse brased, hence it does not conducts of is zeen (LOW)

(arein) when A=1 & B=1.


When both voltages A&B are high (+5v) both deodes get reverse brazed, hence the deode D, & D2 do not conduct. These Vic appears across ofp. i.e ofp becomes High.



Scanned by CamScanner

The circuit constraints of a battery, a lamp & & parallel switches S, & S, if any one of the switch is closed then the lamp glows.

The Diode cu cult for & 3/p OR gate is given by.



2-ilp or gate. \* if Any one of Ilp is heigh i.e. 5v. The olp will be high.

Capeir: When A=0 & B=0. Both diodes are not conducting and hence 0/p=0. Capeir: When A=0 & B=1.


Drade D, does not conduct, D2 drade will conduct: 0/p y is high.


Caperin's When A=1 & B=0:


Diode D, conducts and deode D2 does not conduct : O/p y is +High.


<u>Capeir</u>: When A=I and B=I. Both decodes are forward brazed :. O/P Y is High, i.e Y=5V. Etterp].

The symbol for 2-ilp. 3-ilp and 4-ilp are as shown in fig.









# Realization of NOT gate yieng transistor. Ye-sv.

\* when A is trap, transistor is turned ON & acts as a short cht. Thus A.o. enter Voc flows to ground.

· op is Low. fig: NOT gate + when A= Low, teanpiptor is Uping teansistor. tured OFF & acts as a open chr. Thus the entire Vcc appears accord the off. :. Op is -tigh.

Timing Diagram.

A\_0 1 0 1 1 A Y=A 410100

output as an inverter for pulse 2/p.

Simplify the following Boolean Expressions. 17 A+AC = A(1+C) 3 A+AB+ABC+AC = A (1+BC+Z)+AB = A. = A.1 + AB 2> ATABTABT = AtAB  $= A(1+B\overline{C})+\overline{A}B$  $= (A + \overline{A}) (A + \overline{B})$ = A.1+ AB = A+B.

A AC+ AC

= A+E.

 $= \overline{AC} + \overline{A} + \overline{C}$ 

 $= \overline{A}(C+1) + \overline{C}$ 


 $= (A + \overline{A}) (A + B)$ = A+B.

Scanned by CamScanner

-00

Simply the filtowing Bodeon function to a minimum  
number of klash.  

$$f = x + xy, \qquad x = f = x'y'z + x'yz, 
-(x'ty)(x+y) = x'z \cdot (y'+y) = x'y + x'y + x'y'z = x'(x+x'y) = x'(x+x') + x'y = x'(x+x')(x+y) = x'(x+x') = x$$





# Basic Gates :-

All boolean expressions consists of varions Combinations of the basic expressions OR, AND & NOT. Any expressions can be implemented using AND. OR, & NOT Gate.

#### UNIVERSAL GATES;

NAND & NOR Gates are called universal gates because it is possible to implement all the logic expressions using only NAND & NOR gates.






AOB= A⊕B


= AB+AB. BASIC Gates Using NOR Gates 17 NOT Gate.


 $\underline{A} \quad \underbrace{\widehat{A}}_{n} = \overline{A} \cdot \overline{A} = \overline{A} = \overline{A} \cdot \overline{A} = \overline{A} = \overline{A} =$ 

2 AND Gate



3> OR Gate





$$\begin{aligned}
\begin{aligned}
& \bigvee = \left(\overline{A + (\overline{A + 6})}\right) + \left(\overline{B + (\overline{A + 6})}\right) \\
& = \left(\overline{A + (\overline{A + 6})}\right) \cdot \left(\overline{B + (\overline{A + 6})}\right) \\
& = \left[\overline{A + (\overline{A + 6})}\right] \cdot \left[\overline{B + \overline{A + 6}}\right] \\
& = \left[\overline{A + (\overline{A + 6})}\right] \cdot \left[\overline{B + \overline{A + 6}}\right] \\
& = \left[\overline{A + (\overline{A + 6})}\right] \left[\overline{B + \overline{A + 6}}\right] \\
& = AB + \overline{A \cdot 6B} + A \cdot \overline{A \cdot 6} + \overline{A + 6} \\
& \xrightarrow{X = AB + \overline{A \cdot 6B}} + A \cdot \overline{A \cdot 6} + \overline{A + 6} \\
& \xrightarrow{X = AB + \overline{A + 6}} + \overline{B} \\
& = AB + \overline{A \cdot 6B} \\
& \xrightarrow{X = AOB} \\
& \xrightarrow{X = AOB}$$


Scanned by CamScanner

A@B.


# Boolean Functions using Universal Gates

i) Using NAND gate only: To implement Boolean function using NAND gates only. It is to be brought to the sum of product (Sop) form and then apply De-morgan's theorem twice. For example, F=AB+CD+E (function in SOP form).

-Applying De-Morgan's Law  $\overline{F} = \overline{AB + CD + E}$  $= \overline{AB \cdot \overline{CD} \cdot \overline{E}}$ 



1) F= (A+B) (CO+E) = (A+B)(CD+E) =  $(A+\overline{B})+(\overline{CD+E})$  $= (\overline{A} \circ \overline{B}) + (\overline{CD} \cdot \overline{E})$  $= (\overline{AB}) + (\overline{CDE})$  $= \overline{\overline{AB}} \cdot \overline{\overline{CD} \cdot \overline{E}}$ 



 $\begin{array}{l} \hline & F = A + C \overline{D} + \overline{D} \overline{E} \\ = \overline{A + C \overline{D} + \overline{D} \overline{E} } \\ = \overline{A + C \overline{D} + \overline{D} \overline{E} } \\ = \overline{A + C \overline{D} + \overline{D} + \overline{D} \overline{E} } \\ = \overline{A + C \overline{D} + \overline{D} + \overline{A + C \overline{D} + \overline{D} +$ 

it uping NOR gates only:


To implement a Boolean function using NOR gates only. It is to be brought to the product of Sum (pos) form and then apply De-Morgan's theorem twice [Double complement Method].


$$C_{\mathcal{I}}: F = (\overline{C} + D) (A + \overline{B} + \overline{C}) (\overline{A} + \overline{B} + \overline{D})$$

$$(\overline{(t+D)})(\overline{A+B+T})(\overline{A+B+D})$$

$$= (\overline{(\overline{t+D})} + (\overline{A+B+T}) + (\overline{A+B+D})$$

$$F = (\overline{z} + A)(\overline{z} + B)$$
$$= \overline{(\overline{z} + A)(\overline{z} + B)}$$
$$F = \overline{(\overline{z} + A)(\overline{z} + B)}$$
$$F = \overline{(\overline{z} + A) + (\overline{z} + B)}$$





### ADDERS:

Computer performs various allithemetic operations. The mast basic operations is the addition of two binary digite. The simple addition consists of four possible elementary operations, nomely.


$$0+0=0$$
  
 $0+1=1$   
 $1+0=1$   
 $1+1=10$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   
 $1-1$   

- \* The first three operations produce a sum whose length is one-deget but when the last operation is performed, sum is two degets.
- \* The hegher right ficant bet of this result is called a carry of lower significant bit is called <u>Sup</u>.

#### HALF ADDER

It is a hogic chr which performe the addition of two bets of adds two binary numbers ber by bet giving the sum and possibly a carry.

The symbol for they addre is as shown in fig below. A&B→ i/p'A



Scanned by CamScanner

# Limitations of Half Adder

\* In multidiget addition we have to add two bit along with the Carry of previous diget addition So such addition requires addition of three bits. This is not possible with half adder.

Hence half adder are not used in practice.

#### FULL ADDER.

In the full adder, three bits can be added at a time. The 3rd ber is a carry from the previous lower significant possibon. Thus Full adder is a combinational logic ext. that performs the arithmetic sum of three significan


The Attree ilp bits are A, B, and Cin. and it has a outputs. sum and carry. The third ilp Cin. represents the carry from the previous lower significant bit. The symbol for Full adder is as shown in fig.

				ble.	
From the truth table:	A	в	Cic	S	Cont
Food the truth table:	0	0	0	0	0
Food the truth table:	0	0	I	1	0
	2	1	0	1	0
Cum- ABGO+ ABGO+ABGO+ABG. 1	0	1	1	0	1
	18.	0	0	1	0
$= \overline{Cn} \left( \overline{AB} + \overline{AB} \right) + \left( \overline{n} \left[ \overline{AB} + \overline{AB} \right] \right) $	Ë.	0	1	0	1
$= \overline{Can} (A \oplus B) + Can (A \oplus B] \qquad   1$	E.	1	0	0	1
det $A \oplus B = x$		1		1	1
$AOB = \overline{x}$	-	-			

Scanned by CamScanner

625

= leo x + leo z =  $G_{n} \oplus \mathcal{X}$ . : Sum = lin @ A @ B. LORT = ABCIN + ABCIN + ABCIN + ABCIN = AB(In + AB (In + ABL (In+ (In)) B = ABCin + ABCin + AB. DS=ADBOG = AB (In + A (B(In + B) = AB(in + A(B+(in))FD Caur. = AB(in + AB + A(in =  $B(\bar{A}(\bar{C}_{in}+A)+A(\bar{C}_{in})$ = B (A+Cin) + ACin Cont = AB + Alin + Blin Fall adder can also be implemented fig: hogic chr using by using two half adders & one OR by using two half adders & one OR gate as shown in figure below. The sum expression Remains paone but cour expression can be prophified further H = H + A = H + A = Su(a) = H + (B + (B)) B = H + A = H +- Sum = A @B+ Cin feg, Symbol of full addee wing 2 Holf addees. Sum= A@Cin⊕B. Cont = ABlin + ABlin + ABlin + ABlin. = AB [Cin+(1)] + (10 [AB+AB] = AB + (to (ADB).



The citalt which perfors <u>multipit</u> addition Signulta neously is called <u>parallel</u> Binary Addee. A N-bit parallel adder can be constructed using N-number of full adder circuité connected is parallel.

full adder circuitis connected in parallel. Bn An B, Az B, Az B, A, B, Ao F-A Con Low F-A Cap F-A F-A Con cont F-A S, Cour , cour. so.


fig: Block diagram og n-ber parallel adder. In the above figure. the carry olp og each adder is connected to the carry ilp og the next-heigher order. adder. It should be noted that either a half adder. Can be It should be noted that either a half adder. Can be wild for Least significant position of the Corry ilp wild for Least significant position of there is no corry of a full adder is made 'o because there is no corry into the least significant bet position.

The Sum of Ao & & and the carry & one of the three slp to st full adder. Next wells At & B, are the ilp's to the 2nd full adder & in is the carryout of the ist full adder i.e. The carryout of the yet full adder is fed as carry into the next full adder and so on. is fed as carry into the next full adder and so on.

MULTIPLEXER. [MUX]. Multiplexer is also called as Mox. It is a logic chr that accepts <u>Reveral inputs</u> and allows <u>only one of them</u> to get through the autput at a time. It is also called as <u>Data selector</u> The <u>Select knes</u> determines which input is increases the amount

connected to the output, and also increases the amount of data that can be sent over a network within a certain time. The symbol for mux 3 as shown in

figure below. The selation blue the number of ilp lines ADDIA MUX d data lines to select > Op thes is given by. 2"= 1 Dn - 1:11 Sn 5,50 Nhere m= no ay relect thes. fig: Symbol for MUX. n= no og Data Knes. ... For. 8:1 MUX: N=8. · 20=8  $2^m = 2^3 \Rightarrow m = 3.$ for 4:1 MUX: n=4 · 2 = 4 2=4 ⇒ m=2



Scanned by CamScanner

The fig above shows the block dagkan symbol and toplementation of 8:1 MUX. Which connects Eight 3 bir inputs to a common destination. Lines Do to Dy are the Data soput lines and y is the culput the stores \$ 5,50 are the select lines, which interpreted as sher binary choose one of the sata kind to be ofp on the y'

8: 1 MUX Requises & AND gates and a OP gate. and 3 select knes.

Advantages of Multiplexus.

17. Reduces the noumber of wirres.

» Reduces the weart complexity and capt.

Applications of Multiplexers.


- is computer memory: Mux are used is computer memory to maintain a huge amount of memory in the computers and also to reduce the number of copper knes. required to connect the memory.
- 3) Telephone new: In the telephone networks multiple audio signals are integrated on a single line of transmission with the help of a multiplexer.

  - 37 Transmission from the computer sim of a satellite. Multiplexer is used to teansmit the data signals from computer Flow of a ppace capt & a Satellite to the ground som by using a Gsm Batellite

ED Implement 2:1 MUX and Explain.


Given number of I/p. = 2. i.e. n=2. ... Number of select knes. m=2.

The block dragham Fx.




-fig: Logic diagram.

(2) Implement 4:1 Mox Given number of i/i = 4 ie n=4 Number of select lines M=2. The block diagram is



elect line	01
So	y Do
1	DI.

When So=0. AND gate 0 18 activated & enabled and gate @ is disabled. : Y=D. when So=1 AND gate @ is enabled and gate @ is disabled .: Y=D.



DECODER.

A Decoder is a coastinational cht that has n-inputs and 2° outputs only one output is activated for each one of the possible coastination of input.

The Touth table and logic diagram of a 3x8 decoder is as shown in fig below.

-	T-> Do	E	A	B	C	Do	DI	D2	Dz	Dy	DS	DG	Dy.
	->D1	0	X	X	X	0	0	0	0	0	0	0	0
A	P2	1	10	0	0	1	0	0	0	0	0	0	0
3×8		li	0	0	1	0	1	0	0	0	0	0	0
B- Decoder	->De	lil	0	1	01	0	0	1	0	0	0	D	0
- Decent	->D6	lil	0	il	1	0	0	0	1	0	0.	0	0
	→04.	1	11	0	0	0	0	0	0	1	0	0	0
-		1	11	0	1	0	0	0	0	0	- 1	0	0
1		1	11	110	1	0	0	0	0	C	0	1	0
É.			1	di		0	Ø	0	0	0	0	D	1

From the Touth table,

D6=ABE Do=ABE Da = ABC Dy = ABC.  $D_1 = \overline{ABC}$ Dy = ABE D= ABE D5 = ABC




fig: Implementation of 3:8 Decoder

The circuit noorty only when Enable pin is high. A.B.S. c are different inputs and to to DJ are eight outputs. when enable input is I [F=1] and one of olp is active for given input. If ilp is A=1, B=1 and c=1 the output is 1 at Dy rest of the outputs are zero. only one AND gate will be active for that particular combination of inputs and Rest all of the AND gate will be disabled.

Scanned by CamScanner

Sec. Co

29

#### Appk ca kons:

Decoder are widely used in memory sho of the computer, where they respond to the address code onput floor the central procenor. to activate the memory storage location specified by address code.

## FLIP FLOPS.


Digital circuite can be classified into either combinational incusts & Sequential circuite. Combinational circuits. In this type of circuits the Olp of the circuit depends only on the present input. And there is no influence of previous output on the present output. ez: All the Basic gates. Addeep. Comparators, MUX,

Decoder Sequential Circuite: In this type of circuite the Olp of the cucuit depends not only on the present I/p but also on the previous olp. i.e. It has a memory to store the past outputs. Elp. combinational memory) ex: Trmeas, counters, <u>ckt</u> memory Registers.

Sequential ciencité ore made up og Flipplops of Latches.

Ehipflop: Flipplop is a sequential chr. and is a bistable element. which has one dimore inputi and two olp's and a dock input. It has a memory memory. Its output has two stable states i-e Logic 1 and Logic of hence it is called Biptable element. papelo p requires a clock signal to be applied

at its s/p for operation.



Types of Firpflops: ) SR Flipflop [ser-Reset flipflop] ) JK flipflop [jock kilby flipflop] ) D-Flipflop [ Data flipflop] ) D-Flipflop [ Toggle flipflop] ) T- Flipflop [ Toggle flipflop]. ) Marter slave flipflop. <u>Applications of Flipflops</u> ) It can be used as delay element ) It can be used as delay element ) It can be used as building block of counters & Registers. H In RAM [Random Access Memory]

\$ For Frequency Division.

# clock Signal:

clock signal is a square pulse with 50.1 duty cycle. The flipplop changes the olp's either at the leading edge of the clock signal & falling edge of the clock signal. thigh fill for the falling edge of the clock signal. Low Leading edge of rising edge. fig: clock signal.

Leading edge: The state at which the clock is changing from Low to High state i.e from 0 to 2

Falling edge: The state at which the clock is changing from thigh to low i.e from '1' to '0'

clock frequency = 1 Time period

#### SR LATCH

Latch & a building block of the flipplop. The simpleir type of latch is SR latch. SR Latch Can store two stable states. It has two inputs (SET) & & (RESET) R. and & outputs. g and g. The two outputs are complement to each other.

The figure below shows the block symbol of the logic symbol for SR latch. The SR latch can be eaply implemented using NAND gates & NOR gates.






fig: hogic symbol for SR Latch.

MAND Gate Latch: The NAND Latch is constructed using Crosp coupled NAND gates as shown to fig.




NOR Gate Latch: The NOR gate Latch is constructed 3



Totagaing methods for Flipflops. 17 Enable 27 + ve edge trigger 3) - ve edge trigger. Gated SR Flipflop:

Two invertees are connected with SR latch which gives SR flipplop as shown in figure. The gated SR flipplop is a modefied form of a SR latch. The penpitive to inputs only when an enable input is active such plipplop is shown below.



The circuit analysis and the truth table. The tioning draghans for an gated SR flepflop is as shows below.

EN	1	-	, present sta	t	
EN	8	R	Sn.	9nti	state.
1	0	0	0	0	No Change
1	0	0	1	1	
1	0	1	0	0	RESET
1	0	1	1	0	
1	1	0	0	1	SET
1	1	0	.1	1	
1	1	1	0	x	Intermediate.
1	1	1	1	x	
0	x	×	0	0	No charge.
0	x	x	1	1	

gn > present state [ Assumption].

9n+1 -> Next state.

Timing Diagroom

5 11 1 0 0 1:1

Touth table:

R	S	R	9	. q		R	1	0	1	1 2	0 0
1	0	0	9	Q	No change.		ł.			1	-
1	0	1	0	1	Repet		-	i		1	٦
1	1	0	1	0	Set		5				Ļ
1	1	1	x	×	Internediate	q	122	'Cer	Rev	Kichange	
0	x	x	Q	ā	No change		lac	ise	1	1	-

Positive Edge triggered SR-Flipplop. In positive edge triggered flipplops the clock samples the input the at positive edge of the clock pulse. The state of the olp of the flipplop is set of seset depending upon the state of input only at positive edge of the clock. This state of the output a semain for the one clock cycle. and the clock again samples the input line on the next positive edge of the clock.





fig: Flep Flopusing NAND.

The above figure shows the Lagre symbol for clocked RS Flepflop and the chr using NAND. The circuit is semilar to gated SP flepflop except enable signal is replaced by clock puble, followed positive edge detector chr. The edge detector chr is a differentiator. The circuit output responds to S & R inputs only at the edges of clock publes.

TCP	S	R	Gn	Gati	state
t	0	0	0	0	1
1	0	0	1	1	Nocharge
1	0	1	0	0	RESET
1	0	1	1	0	the state of the
+	1	0	0	1	SET
*	1	0	1	1	-
-	T	1	0	x	Intermediate
1	I	1	1	x	
D	x	X	0	0	No charge
0	x	x	1	1	

### Negative Edge triggered SR Flapflop.

The figure below shows the logic symbol and circuit for negative edge triggered SR flipflop. The circuit is similar to SR flipflop except enable signal is seplaced by clock pulse. followed by negative edge detector ckt.




Cape 3) when S=1. R= 0 Cp & applied. The output state will be Reser state ; e Gn+1=1.

Eaperty when S=1, R=1 Cp is applied. The output state is indeterminate & undefined.

J-K Flep Flop [Jack Kelly Flepflop].

The SR flipflop cacuit suffers from basic switching problems. i.e. for S=1 & R=3 the output will go to the indulterrinate state. To overcome these fundamental design problem with the SR flipflop. The IK flipflop was developed.

The JK flipflop was invented by Jack kilby. The IK flipflops has three inputs J. K and clk. The ckr symbol and the truth table is given below.



The JK flipplop is basically an SR flipplop with fledbacks which enables only one of its two input terminals. Either SET & RESET to be active at any one time there by eliminating the invalid condition. Of the SR flipplop

Scanned by CamScanner


When both J& K inputs are at logic'd' at the Same time and the clock input is pulsed "High". The CKT will go toggle. from SET state to RESET state d Vice-versa. This repult in JK.

in olp hence q=1 & q=0.

B> J=0:K=1 ⇒ S=0 K R=0. The output will go to RESET State

H) J=1; K=1 ⇒ When J=1, K=1 with Q=0 Q=J.S=1 and R=0. From the Jouth table Q SR flipplop is at SET state and Output Q=1

when J=1 & K=1 with g=1, S=0 & R=1 from the tauth table of SR flopflop is sever state and g=0.




Scanned by CamScanner

Race asound condition:

The output toggles [i e of changes from 0 to 1 of I to 0) in IK flipflop without any change in the i/p the autput changes and value of Q is uncertain. This condition is called Race around condition. This exists when clock on period (tp) is higher than the propagation delay (At) by making to < At. we can overcome sace around condition.

### Master slave JK Flepflop.

Mapter slave JK FF à a cascade of two SR flip flops with feedback from ordiput of second to i/p 9 floget. Mapter à a positive level triggered. But due to the presence of the inverter in the clock line the slave will respond to the negative level. Hente when clock=1 (positive level) the mapter is active and the slave is inactive, whereas when clock=0 (low level) the slave is active and mapter is inactive The below fequre shows the symbol of Mapter slave JK flip flop. The table







fig: Mapter slave JK flepflop.

Data Flipflop [D-flipflop].

This flepflop is obtained from JK flip-flop by incorporating an invester so that the K&J ilp becomes complement of each other. hence J=K=1 is eliminated. Touth table



T-Flipflop [Toggle flipflop]

It is obtained from JK flepflop by connecting J&K inputs together. They type by FF acts as a Toggle Switch. Toggle Switch.

CIK	T	9	q	
0	X	q	G	
1	0	ġ	q	
1	1	5	q	

# Shift Registers

The shift register is also one of sequential logic accuit that can be used for the storage or the teansfer of binary data. These are made up of flepflops. which are connected in such a way that the output of the one flepflop could sieve as the Input to the other. depending on the type of the Shift registas created.

These are commonly used inside the calculators & computers to store data such as two binary numbers. 8 to convect the data from either a secial to porallel & parallel to serial format.

The indivisual data latch that make up a Single shift segipter are all driven by a common clock signal making them synchronous devices.

Sheft Registers are of Four types

17 Serial In Serial Out [SISO]

2) Serial In Parallel Out [SIPO]

3) Parallel In Pavallel OUT [PIPO]

H) Parallel In Secial OUT[PISO]

Serial In Serial Out [SISO].

The enput to these register is given in secial fashion i.e one bit after the other through a single data kne and the output is collected perially. The data can be shifted only left or phifted right. Hence et is called Serial in Serial out shift register. A 4-bet SISO register consister of 4 flipplops as shows

5-11

17 13

11-101

in fig Serial Data FF2 P.F3  $A_0 \quad G_0 \longrightarrow O_0$  $F \quad F_q$ 


fig:4brShift Register.

In these, when clock signal is applied and the Serial data is given, only one bet is available at autput at a time in the order of T/p data.

The use of SISO is to act as temporary data Storage device. But the main use of a SISO is to act as a delay element.

EX: der 4 ber data is 1011.

Data 93 92 9, 9, Tritially register will be cleared with 939, 9, 9=000 (a) Entrally 1 0 0 1 when LSB is loaded at D 0 0 0 the old only after the fight 3 Second cly pulse Q3 = 1 and Q2 = 1. when D=0 then after third clock pulse Q3=0, Q2=1 and Q1=1 when D=1, then after the 4th clock pulse  $Q_3 = 1 \quad Q_2 = 0 \quad Q_1 = 1$  and  $Q_0 = 1$ . 3) Serial In parallel out .: The register is loaded with serial data one bet by bet of bit ara time with



by the same clock pulse.

4> parallel In Secial out.

The parallel data is loaded into the register simultaneously and shifted our of the register seriolly one bet at a kine runder clock conteol. shift load to g the photon of the segister seriolly

fig: PISO shift Register

It has two modes one ilload mode and shift mode hand is a active low segnal hoad = 0. hand well be activated and data well be loaded into Well be activated and data well be loaded into Flipflops. when shift=1, hoad=0. Then it will Flipflops. when shift=1, hoad=0. Then it will shift operations to send data sessally out.

COUNTERS.

A binasy counter is a set of flepflops whose states changes in response to pute applied at the supplied it. The flepflops are inter connected such that their combined state at any time is the binasy equakties of the total number of putse applied to it. I counter is used to count putse. There are two types of counters is and the other is no carrow

clock. It is also called Ripple counter.

all the Flipflops. All the Hipflops start working with Same clock.





fig: 3-bit ripple counter [mod & counter]

The counter is instially is repet to 9, 9, 9, =000. when the first clock pulse is applied FFD toggles at the negative edge of this pulse. . . G. does from Low to high. This becomes possitive going edge at the 1/p of FFI SO FFI is not affected. Thus the state 9 the counter after first clock pulse is 9, 9, 9, =100. At the negative edge of the second clock pulse FTO toggles SO 9, change from thigh to Low. This



Communication Systems. MAMTA

Communication 1x the process of transferring information meaningfully from one point to another in an electronic means. Meaningful information may be in the form of Voice. text. picture d a combination of these.

A communication system involves the following stages. 1) sorting. processing and storing of information.

2) Transmission with further processing and feltering of noise

d'univaried unformation 3) Reception og unformation.

### Elemente of Communication Systemes

A communication sin is an integration of various equipment needed for the process of communication the figure below shows the block dragian of general communication system.




fig: Block diagram of a communication system. <u>Information Source</u>: The main aim of the communication system is to convey a message called information. This message originates from an information source. The message may be Audio, video, text, image etc <u>Transmitter</u>: It processes the input message pignal to

Scanned by CamScanner

module-5

make it puitable for pending st over the channel. This operation is termed as modulation. The transmitter Consists of transducer and the modulator. Toansduce. is to convert the signal this electrical signal. Channel: It is the physical medium & path that connects the transmitter and receiver. This may be pair of wires such as telephone wires or free space. These are a types of channels. is ulised channel: co-axial cable, optical fibre cable etc 2) Wiselen channel: free space, me ao wave, wiseles hits of Wired channel is also called Line communication. Wiselen channel is also called Radeo communecation. Noise: Noise is an unwanted signal that gets added to the message signal during transmission over the channel. It is random in nature and hap its greater effect when the message signal is the weakest. It is not possible to completely eleminate the noise

just we can reduce the effect of norse.

Receiver: The preceiver processes the signal and makes on estimate of the actual message that is transmitted It is a process called demodulation, which is the reverse of modulation and extraction of the Information superimposed on the carrier wave. The secret in addition to demodulation also performs amplification and filtering.

## Modula Eon:

It is a process in which some characteriptics of properties & porrameture of high frequency sine wave Called Carrier wave is varied to accordance with the Instantaneous value of the message figual called the Modulating signal & Baseband figual.

A Sine wave corrier which is a high prequency signal. is represented as

Ve = Ve Sto (wet+\$).

Where, v<sub>c</sub> = the instantaneous value of the corrier V<sub>c</sub> = the peak & the maximum ampletude of the corrier wave

We = the angular flequency of the carrier

of = the phase angle of the carrier

The characterics of corrier wave are ampletude, frequency, phase Accordingly we have three types of modulation.

if Amplitude modulation

2> Frequency modulation

3) phase modulation

Need for Modulation in communication System.

The direct transmission of the message figual such as voice, video & binary data, repulte in interference problem when transmission diptance is too large i e The low frequency figuale can't be travel for long

3

diptance. If we transmit per a longer diptances they get attenuated. To carry out reliable long radio communication, it is neccentary to modulate signal because of the following reasons. 1) To reduce the height of Antenna The minimum height of the antenna sequered for the efficient transmission is  $h = \frac{\Lambda}{\mu}$ We know that  $\lambda = \frac{C}{P} = C = f \lambda$ : h= \_ where, x= wavelength 4f & leavenue Q += frequency of the signal ex: To transmit a signal of C= speed of elello riagnetic wave frequency, f= 20KH2. 3XIO8 M5 h= 3×108 = 3,75KM. H×20×103 Q TO transmit a signal grequency, f= 20 MHZ.  $h = \frac{3 \times 10^8}{4 \times 20 \times 10^6} = 3.75 m.$ Here height of the antenna is inversely propolitional to frequency of the signal therefore the frequency can be changed by modulation hence the height 9 the antenna 2) TO Avoid mixing of Figuals. The frequency range of audio wave a blu 20HX-20KHX. If there are several stations operating

at same frequency range then different stations will be mixed up.

3) To incease the large of communication.

At low frequency. The radiation a very poor and piquals gets highly attenuated. So menage piquals cannot be transmetted over a long diptance hence modulation is used.

H} To allow multiplexing of signals.

The technique of transmitting more figuals fimultaneously on a fingle channel uping a different flequency range by a process of modulation is known as frequency division multiplexing [FDM] ex: FM. 5) To allow adjustments in Bandwidth

The Bandwidth of the modulating segnal can't be vorsied in the original signal because of noise. So, pooper control of bandwidth is done in modulating signal

6) To improve the quality of Reception.

If the corrier frequency range is high then the piquals are to answelled properly to recieve. The modulation techniques such as (FM/PCM) frequency modulation and pulse code modulation reduce the effect q noise to a great extent.

3