

ACHARYA INSTITUTE OF TECHNOLOGY,

Bangalore



**DEPARTMENT OF ELECTRONICS AND COMMUNICATION
ENGINEERING**


NOTES FOR

“BASIC ELECTRONICS”

(18ELN14/24)



MAMATHA S V
Assistant Professor
Dept .of ECE



SEMICONDUCTOR DIODES AND

APPLICATIONS.

Introduction: The term diode identifies a two-electrode & two-terminal device. A Diode is a two-layer (PN-junction) device which facilitates conduction in one direction and blocks conduction in other direction. Diode offers a low resistance when forward biased and behaves as a open ckt when reverse biased. A constant voltage drop occurs across the diode when the diode is forward biased.




fig: Phenomenon at PN-junction.

As shown in fig, PN junction is formed when thin layers of p and N-type semiconductors are joined together that results in the

following phenomenon.

- * The majority holes from p-side diffuse into N-side and vice versa.
- * Recombination of electrons and holes in a narrow region on both sides of the junction results in uncovered fixed positive ions on N-side and fixed negative ions on P-sides.
- * This is the Depletion region where no free electrons and holes present.

- * The electric field set up by the positive and negative ions prevents further flow of electrons and holes.
- * The electric field causes the movement of minority carriers in opposite direction that provides a minority carrier drift current.
- * In steady state there is no net current flow across the junction.

The simplified diagram of an open circuit PN junction diode as shown in fig below, where V_0 is the constant potential. The p-side terminal is called anode and the n-side terminal is the cathode.




fig: An open circuited PN junction.

PN-junction Diode:

PN junction Diode has a ability to permit a current flow when it forward biased and it blocks the current flow when it is reverse biased hence it can be used as the "Switch".

The Switch is said to be 'ON' when it is forward biased and 'OFF' when it is reverse biased. It is provided with the copper wire connecting leads becomes an electronic device known as a Diode.

The circuit symbol of PN-junction diode and ckt symbol is in the fig below. (2)




fig: PN junction Diode.




fig: Diode circuit symbol.

The circuit symbol of a diode is an arrowhead and a bar. The arrowhead indicates the flow direction of the current when it is forward biased.

A PN junction diode can be destroyed by a high level of forward current overheating the device. It can also be destroyed by a large reverse voltage causing the junction to break down. In general, physically large diodes pass the largest currents and survive the largest reverse voltages. We can classify PN junction diodes as low current, medium current and high current diodes.

The low current device may be of size 0.3cm long, the cathode is usually denoted by a coloured band, and is capable of passing a maximum current of 100mA (75V).

The medium current diode can pass a forward current of about 400mA and survive over 200V of reverse voltage. The anode and cathode terminals are indicated by a diode symbol on the side of the diode.

High current diodes or power diodes can pass forward currents of many amperes and can survive several hundred volts of reverse bias.

Low current and medium current diodes are usually mounted by soldering the connecting leads to terminals. Power dissipated in the device is carried away by air convection and by heat conduction along the connecting leads. Air convection is inadequate in power diodes hence these diodes are designed for mechanically connecting to metal heat sinks.

Biasing: Applying external voltage to any electronic component is called Biasing. PN Junction can be operated in three modes.

- 1) unbiased PN Junction
- 2) forward Biased PN Junction
- 3) Reverse Biased PN Junction

Forward Biasing of PN Junction / Forward Characteristics of PN Junction.

A positive bias voltage is applied to the p-side and the negative bias voltage is applied to the n-side of the PN Junction is called Forward Biasing.

In p-side holes are the majority carriers and in the n-side electrons are the majority carriers. As the holes on the p-side are +vely charged particles they are repelled from the positive bias voltage.

Forward characteristic is plot of forward voltage (V_F) versus forward current (I_F). From these curves we see that the little forward current flows until V_F exceeds the junction barrier potential 0.3 for Ge and 0.7 for Si.

With the increase in V_F towards the knee characteristic, the barrier potential gradually reduced. Beyond the knee voltage the barrier voltage is fully overcome and I_F increases with increase in V_F and thus this behaviour of blocking is termed as resistance. The forward biased PN junction is said to be provide low resistance.

Forward Resistance (at point q) for silicon,

$$R_f = \frac{0.7V}{20mA} = 35 \text{ ohms}$$

Forward resistance (at point p) for Germanium,

$$R_f = \frac{0.3V}{20mA} = 15 \text{ ohms}$$

R_f is not used in practise. r_d , the ac resistance & the dynamic resistance of the junction is used. And it can be calculated as

$$r_d = \frac{1}{\text{slope of forward characteristic beyond the knee voltage}}$$

$$\text{i.e } r_d = \frac{1}{\frac{\Delta I_F}{\Delta V_F}}$$

$$r_d = \frac{\Delta V_F}{\Delta I_F}$$

and are forced to move towards the junction. Similarly the electrons on N-side are repelled by the application of the -ve bias voltage and are move towards the junction. Due to this the depletion region is narrower down, and also the barrier potential is reduced as shown in fig @.

As the applied voltage is increased from '0' the barrier potential gets gradually too small and becomes disappeared and the charge carriers readily move from P to N and N to p freely. Thus the current flows and the junction is forward biased.




fig @: forward Biased PN Junction.




fig ①: forward characteristics of PN Junction.

The forward characteristics of a PN junction are as shown in fig ①, for the silicon and Germanium semiconductors.

(3)

Forward characteristics is plot of forward voltage (V_F) versus forward current (I_F). From these curves we see that the little forward current flows until V_F exceeds the junction barrier potential 0.3 for Ge and 0.7 for Si

With the increase in V_F towards the knee characteristics, the barrier potential gradually reduced. Beyond the knee voltage the barrier voltage is fully overcome and I_F increases with increase in V_F and thus this behaviour of blocking is termed as resistance. The forward biased PN junction is said to be provide low resistance.

Forward Resistance (at point Q) for silicon,

$$R_f = \frac{0.7V}{20mA} = 35\Omega$$

Forward resistance (at point P) for Germanium,

$$R_f = \frac{0.3V}{20mA} = 15\Omega$$

R_f is not used in practise. r_d , the ac resistance & the dynamic resistance of the junction is used. And it can be calculated as

$$r_d = \frac{1}{\text{slope of forward characteristic beyond the knee voltage}}$$

$$\text{i.e } r_d = \frac{1}{\frac{\Delta I_F}{\Delta V_F}}$$

$$r_d = \frac{\Delta V_F}{\Delta I_F}$$

Reverse Biasing of PN Junction / Reverse characteristic of PN Junction

A positive bias V_b is applied to the N-side and the negative bias V_b is applied to the p-side of the PN junction is called Reverse Biasing.

On application of an external bias i.e. +ve V_b to the N-side and -ve to the p-side. Electrons from the N-side are attracted to the bias terminal and holes from the p-side are attracted to the -ve terminal. As a result of this, the depletion region is widened and the barrier potential is increased by the magnitude of the applied voltage. Due to the increase in barrier potential and the resultant electric field, it is not possible for the majority current to flow across the junction and the junction is said to be reverse biased as shown in fig (a).




fig (a): Reverse Biased PN Junction.




fig ①: Reverse characteristic of Silicon.




fig ②: forward characteristic of Germanium.

Reverse Bias characteristic is the plot of Reverse voltage (V_R) versus Reverse current (I_R). Reverse Bias characteristics for Si and Ge is shown in fig ① & ② respectively.

A small reverse bias voltage is enough to pull across the available minority carriers across the junction. When all the minority charge carriers have crossed over, further increase in bias voltage will not increase the current. This is called Reverse saturation current (I_S).

The Reverse saturation current (I_S) is very much smaller than the forward current (I_F). i.e. I_S is negligible compared to I_F . Hence a reverse biased diode may be considered as open switch.

At particular value of Reverse vlg, the Reverse current suddenly shoots up, resulting in overheating and the diode is said to be in the "Breakdown region".

The breakdown voltage for silicon PN junction is about 80V and for germanium PN junction is about 60V as shown in fig (D) and (E).

From the reverse characteristics, we can find the Reverse resistance as below.

for Si, $V_R = 50V$, $I_S = 100nA$

$$\therefore \text{Reverse resistance, } R_R = \frac{V_R}{I_S} = \frac{50V}{100nA} = 500M\Omega$$

The reverse characteristics of a Germanium diode are similar to that of a silicon diode, except the saturation current. In case of Ge diode, the saturation current at room temperature (25°C) is around 1.0mA which exceeds the Reverse current.

$$\text{Reverse resistance, } R_R = \frac{V_R}{I_S} = \frac{50V}{1mA} = 50M\Omega.$$

The Diode Current Equation:

The general characteristics of the PN junction are defined by the following Diode current Equation.

$$I = I_0 \left[e^{\frac{V}{\eta V_T}} - 1 \right]$$

where, I = Diode current

I_0 = Reverse saturation current

V = Applied voltage



η = Constant ; $\eta = 2$ for Si, $\eta = 1$ for Ge.

V_T = volt equivalent of temperature = $\frac{T}{11600}$

At room temperature $T = 300^\circ K$ $\therefore V_T = \frac{300^\circ K}{11600}$

$$V_T = 26mV$$

Diode Current Equation for Forward Bias



The Diode-current equation is,

$$I = I_0 \left[e^{\frac{V}{\eta V_T}} - 1 \right]$$

forward-biased pn-junction.

When the diode is forward biased V is +ve, and $I = I_F$. When $V \gg V_T$, then $e^{\frac{V}{\eta V_T}} \gg 1$, then the above equation is reduced to


$$I = I_0 e^{\frac{V}{\eta V_T}}$$

→ This equation shows that the diode current rises exponentially when the diode is forward biased as shown in the fig above.


From the forward characteristics it is observed that forward current is zero upto a certain forward vlg V_T . This vlg is called as "cut-in voltage". It is the vlg at which the diode start conducting. As the voltage is increased beyond the cut-in vlg V_T , the current increases rapidly. The cut-in vlg is sometimes called "offset vlg" or "break point vlg" or "threshold vlg".

cut-in vlg differs for different semiconductor material and different method of fabrication. At room temperature, the cut-in vlg for Ge is 0.2 and for silicon it is about 0.6V.

The Diode Current Equation for Reverse Bias.



Reverse bias of pn junction



Variable reverse bias voltage is applied across the PN junction diode as shown in fig. The Diode current equation is (6)

$$I = I_0 \left[e^{\frac{V}{\eta V_T}} - 1 \right]$$

When the reverse or negative vlg is applied across the diode, V is negative and $I = I_R$ and when $V \gg V_T$

$$e^{-\frac{V}{\eta V_T}} = \frac{1}{e^{\frac{V}{\eta V_T}}} \ll 1$$

Hence, the above current diode equation reduces to

$$\boxed{I_R = -I_0}$$

The above equation shows that the current is constant and is independent of the applied reverse bias. When the Reverse vlg is increased to V_{RB} , breakdown occurs.

Note: The Diode current equation is not applicable during Breakdown.

Examples:

1) For a silicon diode at a working temperature of 25°C the forward voltage applied across the diode is 0.5V . Determine its forward current if the reverse saturation current is 10nA .

Soln: Forward current, $I_F = I_0 \left[e^{\frac{V}{\eta V_T}} - 1 \right]$

Given: $I_0 =$ Reverse saturation current $= 10\text{nA} = 10 \times 10^{-9}\text{A}$.

$V =$ forward voltage across the diode $= 0.5\text{V}$

$T = 25^\circ\text{C} = 25 + 273 = 298\text{K}$.

$$\therefore V_T = \frac{T}{11600} = \frac{298}{11600} = 25.68\text{mV}$$

$\eta = 2$ for silicon.

$$I_F = 10 \times 10^{-9} \left[e^{\frac{0.5}{2 \times 2.5 \times 10^{-3}}} - 1 \right]$$

$$I_F = 0.169 \text{ mA}$$

2) A Germanium diode draws 40mA with a forward bias of 0.25V. The junction is at room temperature of 293K calculate the Reverse saturation current.

Take $\eta = 1$

Soln: Given: $I_F = 40 \text{ mA}$

$$V = 0.25 \text{ V}$$

$$T = 293 \text{ K}$$

$$\eta = 1$$

$$V_T = \frac{293}{11600} = 0.025$$

$$I_F = I_0 \left[e^{\frac{V}{\eta V_T}} - 1 \right]$$

$$I_0 = \frac{I_F}{e^{\frac{V}{\eta V_T}} - 1}$$





$$= \frac{40 \times 10^{-3}}{e^{\frac{0.25}{1 \times 0.025}} - 1}$$

$$I_0 = 1.82 \text{ } \mu\text{A}$$

Ideal Diode Characteristics: [Ideal Diode Approximation]

An ideal diode is one which has following characteristics

- ↳ The cut-in voltage is zero, since there is no barrier potential. any small forward bias voltage causes conduction through the device.
- ↳ The forward resistance is zero.
- ↳ The reverse resistance is infinity
- ↳ The Diode readily conducts when it is forward biased and it blocks conduction when it is reverse biased
- The reverse saturation current is zero.



An ideal diode acts as a switch. An ordinary switch has zero resistance when it is closed and infinite resistance when it is open. The switch is said to be close when it is forward biased and switch is said to be open when it is reverse biased.

Diode Approximations.

In practice an ideal diode does not exist, there are many applications where diodes can be assumed to be near ideal devices.

Second Approximation:

Diodes are assumed to be nearly ideal for situations which require exact values of load current and load vlg but ideal diodes does not exist in practical situations. Hence we assume the second approximation model. In this we consider vlg drop of silicon 0.7V and Germanium as 0.3V. Constant vlg source of 0.7V or 0.3V is assumed to be in series with Ideal diode. as shown in fig.





Fig: Second approximation. Fig: Approximate characteristics for Ge & Si

Third Approximation: Piecewise Linear Characteristics

When the forward characteristic of a diode is not available, we may represent the device as a piecewise linear model, and a straight-line approximation called the piecewise linear characteristic.

To construct the piecewise linear characteristic, V_F is first marked on the horizontal axis, as shown in fig. - then starting at V_F , a straight line is drawn with a slope equal to the diode dynamic resistance.




Fig: Third Approximation Ckt.




Fig: piecewise linear characteristic of a diode.

Ex: Construct the piecewise-linear characteristic for a silicon diode that has a 0.4Ω dynamic resistance and a 200 mA maximum forward current.

Given: $V_F = 0.7 \text{ V}$, $r_d = 0.4 \Omega$, $I_F(\text{max}) = 200 \text{ mA}$.

$$\Delta V_F = \Delta I_F \times r_d$$


$$= 200 \text{ mA} \times 0.4$$

$$\Delta V_F = 0.08 \text{ V}$$

Point A at $V_F = 0.7$ and point


B at $I_F = 200 \text{ mA}$. Draw a straight line

with slope r_d from B to A.



Examples:

- 1) A silicon diode is used in the circuit as shown in fig. Calculate Diode current.





$$E = I_F R + V_F$$

$$I_F = \frac{E - V_F}{R} = \frac{15 - 0.7}{4.7K}$$

$$I_F = 3.04 \text{ mA}$$

- 2) For the Diode circuits, Determine I_D & V_o using approximation model.





Applying KVL, $5 = 0.7 + 2.2 \times 10^3 \cdot I_D$

$$I_D = \frac{5 - 0.7}{2.2 \times 10^3} = 1.954 \text{ mA}$$

V_o is the voltage across the $2.2K$ resistor.

$$V_o = 2.2 \times 10^3 \times 1.95 \times 10^{-3}$$

$$V_o = 4.29 \text{ V} \approx 4.3 \text{ V} \quad \text{or} \quad V_o = 5 \text{ V} - 0.7 = 4.3 \text{ V}$$



Applying KVL, $8V = 1.2k \times I_D + 4.7k \times I_D + 0.7$.

$$8V = I_D (1.2k + 4.7k) + 0.7$$

$$I_D = \frac{8 - 0.7}{(1.2 + 4.7) \times 10^3} = \frac{7.3}{5.9 \times 10^3}$$

$$I_D = 1.237 \text{ mA}$$


o/p voltage V_o is the v/g drop across the resistor $4.7k$ and drop across the diode.

$$V_o = I_D \times 4.7k + 0.7$$


$$= 1.237 \times 10^{-3} \times 4.7 \times 10^3 + 0.7$$

$$V_o = 6.51V$$

3) For the Diode ckt shown in fig. Find the value of I . Use approximate model of the diode.




Soln) The Si diode is reverse biased by 12V, so it does not conduct.



The voltage across the diode branch is 20V which is independent of resistor 10Ω .


$$\text{Therefore, } I = \frac{20 - 0.7}{20} = \frac{19.3}{20}$$



$$I = 0.936A$$

The two diodes are connected in opposite and cannot conduct. $\therefore I = \frac{-10}{10} = -1A$

For the diode circuit shown determine V_o & I_D .




Soln! The given circuit contains current source. Convert the current source into voltage source in series with the resistance.

Using ohm's law, $V = IR$

$$V = 10 \times 10^{-3} \times 2.5 \times 10^3$$

Replacing current source by voltage source the circuit will be \Rightarrow

$$V = 25V$$



Applying KVL, $25 = 2.5 \times 10^3 \times I_D + 0.7 + 1.25 \times 10^3 \times I_D$

$$I_D = \frac{25 - 0.7}{(2.5 + 1.25) \times 10^3}$$



$$I_D = 6.48 \text{ mA}$$

output voltage will be the drop across the resistor $1.25k$.

$$\begin{aligned} \therefore V_o &= 1.25k \times I_D \\ &= 1.25 \times 10^3 \times 6.48 \times 10^{-3} \end{aligned}$$

$$V_o = 8.1V$$

5) Determine the Diode current and the output voltage for the circuits shown in fig.



$$20 = I_D \times 6.5 \times 10^3 + 0.7 - 5$$

$$I_D = \frac{20 - 0.7 + 5}{6.5 \times 10^3}$$


$$I_D = 3.738 \text{ mA}$$

o/p voltage V_o is the difference b/w the applied voltage and the v/d drop across the $6.5K$.

$$V_o = 20 - 6.5 \times 10^3 \times I_D$$

$$= 20 - 6.5 \times 10^3 \times 3.738 \times 10^{-3}$$

$$V_o = -4.3 \text{ V}$$




$$V_{o1} = 12 - 0.7 = 11.3 \text{ V}$$

$$V_{o2} = 0.3 \text{ V} \quad \& \quad V_T(Ge) = 0.3 \text{ V when conducting.}$$

V_{o2} is the voltage across the Ge diode.

c) For the diode network shown in fig. determine V_o .



The threshold voltage for

$$S_i = 0.7 \text{ and } G_e = 0.3.$$


$\therefore G_e$ starts conducting before Silicon.

$$\therefore I = \frac{12 - 0.3}{1} = 11.7 \text{ mA}$$

$$V_0 = 1k \times 11.7 \text{ mA} = 11.7$$

$$\therefore \boxed{V_0 = 11.7 \text{ V}}$$

7) Determine V_0 for the negative logic OR gate.




Soln: Only the top diode is connected in forward biased. Hence only top diode conducts.

$$\therefore V_0 = -5 - (-0.7) = -4.3 \text{ V}$$

The output will be $V_0 = -4.3 \text{ V}$ (high of negative logic) for input -5 V and the output will be zero (low) if the inputs are zero.

8) Determine V_0 for negative logic AND gate as shown in fig.




Soln: The lower diode will conduct $V_0 = 0 \text{ V}$.

If both the inputs are 0 V , both diodes conduct $V_0 = 0 \text{ V}$ (low, 0). If both inputs are -5 V , both diodes do not conduct, $V_0 = -5 \text{ V}$ (high, 1)

$-5 \text{ V} = \text{high}$ and $0 \text{ V} = \text{low, 0}$.

This is negative AND.

9) Determine the dynamic resistance at forward currents of 7 mA for the diode characteristics given as shown in fig.




$$I_F = 70 \text{ mA}$$

$$r_d = \frac{\Delta V_F}{\Delta I_F} = \frac{0.025 \text{ V}}{60 \text{ mA}}$$

$$r_d = 0.42 \Omega$$

10). Calculate the forward and reverse resistances offered by a silicon diode with the characteristics as shown in fig. At $I_F = 100 \text{ mA}$ and $V_R = 50 \text{ V}$.

$$\Rightarrow R_F = \frac{V_F}{I_F} = \frac{0.75}{100 \text{ mA}} = 75 \Omega$$



At $V_R = -50 \text{ V}$, $I_R = -100 \text{ nA}$.

$$R_R = \frac{-50 \text{ V}}{-100 \text{ nA}} = 500 \text{ M}\Omega$$

ZENER DIODES.




fig: Diode resistor ckt.




fig: Diode reverse characteristics

When a junction diode is reverse biased, only very small amount of saturation current flows, I_S as shown in the reverse characteristics. When the reverse voltage is increased sufficiently, the junction breaks down and a large reverse current flows. If the reverse current is limited by means of suitable

series resistance, the power dissipation in the junction can be kept constant to a level that will not destroy the device. In this case the diode may be operated in the reverse breakdown. Diodes designed for this operation in reverse breakdown are found to have a breakdown voltage that remains extremely stable over a wide range of current levels. This property gives the breakdown diodes, or are also called as Zener Diodes.

There are two mechanisms that cause breakdown in a reverse biased p-n junction.

↳ Avalanche breakdown.

↳ Zener breakdown.

Avalanche Breakdown: When the breakdown voltage is greater than 6V, the electrons in the reverse saturation current can be given enough energy to dislodge other electrons when they strike atoms in the depletion region. This phenomenon is known as ionization by collision. When these electrons freed in this way collide with other atoms they release more free electrons, producing a chain or avalanche effect.

Zener Breakdown: When a diode is heavily doped, the depletion layer becomes very narrow. Because of this, the electric field across the depletion layer becomes very narrow. Because of this, the electric field across the depletion region is very intense. The field strength is strong enough to dislodge electrons from their

valence orbits. The creation of free electrons in this manner is known as Zener effect.

Even though Zener and avalanche are two different breakdown mechanisms, the term Zener diode is used applied to all breakdown diodes.

Circuit Symbol:

The circuit symbol for Zener diode is same as that of the ordinary diode but cathode bar is approximately in the shape of letter Z.

The arrowhead on the symbol indicates the flow of direction of forward current, voltage drop V_Z is positive on the cathode and negative on the anode.




fig: circuit symbol.

Zener Diode as a Voltage Regulator

voltage regulators are the devices used to maintain constant voltage across load despite of fluctuations in the input voltage and load currents.

The Zener diode in its reverse bias region is widely used as a voltage regulator as it continues to operate till the magnitude of current becomes less than $I_{Z(min)}$

The typical Zener voltage regulator as shown in fig:




fig: Zener diode as a Voltage Regulator.

The Zener diode of breakdown voltage V_Z is connected to the input supply in reverse direction. For all the values of current within the breakdown region, the voltage across the diode will remain fixed at V_Z , giving constant

supply across the load. The resistance R_S controls the current flowing in the circuit.

Case i): When there is no load connected [$I_L=0$].

The current flowing in the circuit entirely passes through Zener diode. The diode dissipates maximum power. Thus utmost care must be taken while selecting the series resistor so as to maintain the power dissipation within the range of maximum power dissipating capability of the diode.

Case ii): When the load resistance R_L is connected across the diode.

Since the diode is parallel to the load the voltage across the load is equal to the V_Z . The Zener current must always be above $I_Z(\text{min})$. The voltage regulation can be done through two

techniques \rightarrow Line Regulation.
 \rightarrow Load Regulation.

1. Line Regulation:

In this case, series resistance and load resistance are kept constant and it is assumed that all the variation in the voltage arise due to fluctuations in input power supply. The regulated output voltage is achieved for input voltage above certain minimum level. The percentage of regulation is given by.

$$\frac{\Delta V_o}{\Delta V_{in}} \times 100.$$

where, V_o is the output vlg.

V_{in} is the input vlg.

ΔV_o is the change in the output voltage for a particular change in input voltage ΔV_{in} .

2. Load Regulation:

In this, the input voltage is fixed while the load resistance is varied. The output voltage is obtained as long as the load resistance is maintained above a minimum value. The percentage of regulation is given by,

$$= \frac{V_{No\ load} - V_{Full\ load}}{V_{Full\ load}}$$

$$= \frac{V_{NL} - V_{FL}}{V_{FL}} \times 100$$

where,

V_{NL} = voltage across the diode when no load is applied

V_{FL} = Full load resistor voltage

Difference between Avalanche Breakdown & Zener Breakdown.

Avalanche Breakdown	Zener Breakdown
1) Take place in lightly doped diodes	1) Take place in heavily doped diodes.
2) occurs at higher reverse voltage	2) occurs at lower reverse voltages.
3) Carrier multiplication is present	3) carrier multiplication is not present.
4) It destroys the junction	4) It will not destroy the junction
5) Depletion region is wider	5) Depletion region is small
6) It is gradual	6) It is sharp and sudden.

FORMULAE

1) o/p vlg $V_0 = \text{zener vlg } V_z$
i.e $V_0 = V_z$

2) current in the circuit is
 $I = I_k + I_z$

3) zener current, $I_z = I - I_L$

4) $V_i = IR + V_0$

5) $I = \frac{V_i - V_0}{R}$

6) $R = \frac{V_i - V_0}{I_z + I_L}$

7) i) $R_{min} = \frac{V_i(max) - V_0}{I_z(max) + I_L(min)}$

ii) $R_{max} = \frac{V_i(min) - V_0}{I_z(min) + I_L(max)}$

8) $R_L = \frac{V_0}{I_L}$

9) $P_z(max) = I_z(max) V_z$

10) $I_z(max) = \frac{P_z(max)}{V_z}$

$$11) \text{ For } V_i(\min) : I_Z = I_Z(\min)$$

$$I = I_Z(\min) + I_L$$

$$\therefore V_i(\min) = IR + V_0$$

$$12) \text{ For } V_i(\max) : I_Z = I_Z(\max)$$

$$I = I_Z(\max) + I_L$$

$$V_i(\max) = IR + V_0$$

Problems:

1) For the circuit as shown in fig. zener diode is connected across the load

a) For $R_L = 180\Omega$, determine all currents & voltages

b) Repeat part (a) for $R_L = 450\Omega$

c) Find the minimum value of R_L for the zener to be in on state.

Soln:

$$a) I = I_Z + I_L, V_0 = V_Z$$

$$I_Z = 0 \Rightarrow I_L = I$$

$$\text{then, } I_L = \frac{20}{200 + 180}$$

$$I_L = 52.6 \text{ mA}$$

$$V_Z = V_L = 20 - (200 \times 52.6 \times 10^{-3}) = 9.48 < 10 \text{ V}$$


$$b) R_L = 450$$

$$V_L = V_Z = 10 \text{ V}$$

$$I = \frac{20 - 10}{200} = 50 \text{ mA}$$

$$I_L = \frac{V_0}{R_L} = \frac{10}{450} = 22.2 \text{ mA} \quad I_Z = 50 - 22.2 = 27.8 \text{ mA}$$

$$P_Z = 27.8 \times 10 = 278 \text{ mW}$$



$$V_Z = 10 \text{ V}, R_Z = 0$$

$$P_Z(\max) = 350 \text{ mW}$$

c) When the zener draws maximum power.

$$I_Z = \frac{350}{10} = 35 \text{ mA}$$

$$\text{Then, } I = \frac{20-10}{200} = 50 \text{ mA}$$

$$I_L = I - I_Z = 50 - 35 = 15 \text{ mA}$$

$$R_L = \frac{10}{15 \times 10^{-3}} = 667 \Omega$$

d) $I_Z = 0$ (just to on state)

$$I = 50 \text{ mA} = I_L$$

$$V_L = V_Z = 10 \text{ V}$$

$$R_L = \frac{10}{50 \times 10^{-3}} = 200 \Omega$$


2) Determine the range of V_i which zener diode conducts.

Given: $R = 220 \Omega$

$R_L = 1.25 \text{ k}$

$V_Z = 20 \text{ V}$

$P_Z = 1200 \text{ mW}$



$$V_Z = 20 \text{ V}$$

$$P_Z(\text{max}) = 1200 \text{ mW}$$

1) $V_Z = 20 \text{ V}$, $I_Z = 0$.

$$I = I_L = \frac{20}{1.25 \times 10^3} = 16 \text{ mA}$$

$$V_i = 20 + 220 \times 16 \times 10^{-3} = 23.52 \text{ V}$$

2) $I_Z = I_Z(\text{max}) = \frac{1200}{20} = 60 \text{ mA}$

$$I_L = 16 \text{ mA}$$

$$I = 60 + 16 \text{ mA} = 76 \text{ mA}$$

$$V_i = 20 + 76 \times 10^{-3} \times 220 = 36.72 \text{ V}$$

For input voltage from 23.52V to 36.72V. V_L will remain constant at 20V.


3) For the network shown in fig. determine the range of $R_L < I_L$ that will result in V_{R_L} being maintained at 10V. Also determine wattage rating of diode.

Given: $R = 1k$

$V_{in} = 50V$.

$I_{Z(min)} = 32mA$

$V_Z = 10V$.



Value of R_L that will turn Zener diode on:

$$R_{Lmin} = \frac{R \cdot V_Z}{V_i - V_Z} \quad \text{[voltage divider]}$$

$$= \frac{1000 \times 10}{50 - 10} = 250\Omega$$

Voltage across R , i.e. $V_R = V_i - V_Z = 50 - 10 = 40V$.

$$I = \frac{V_R}{R} = \frac{40}{1000} = 40mA$$

$$I_{Z(min)} = I - I_{Z(max)} = 8mA$$

$$R_{Lmax} = \frac{V_Z}{I_{Z(min)}} = \frac{10}{8m} = 1.2k\Omega$$

$$P_{max} = V_i \cdot I_Z = 320mW$$

4) Design a Zener regulator to meet the following specifications.

1) $V_o = V_z = 10V$ 2) load current $10mA$.

3) Zener power, $P_z(max) = 500mW$, $I_z(min) = 5mA$.

4) unregulated DC input voltage = $15 \pm 2V$.

Soln:

Given: $V_o = V_z = 10V$, $P_z(max) = 500mW$

$I_L = 10mA$


$I_z(min) = 5mA$

$V_i(min) = 15 - 2 = 13V$

$R = ?$

$V_i(max) = 15 + 2 = 17V$

$R_L = ?$




1) $R_L = \frac{V_o}{I_L} = \frac{10V}{10mA} = 1k\Omega$.

2) $R_{max} = \frac{V_i(min) - V_o}{I_z(min) + I_L(max)} = \frac{13 - 10}{5 + 10} = \frac{3}{15} = 200\Omega$

3) $I_z(max) = \frac{P_z(max)}{V_o} = \frac{500 \times 10^{-3}}{10} = 50mA$

$R_{min} = \frac{V_i(max) - V_o}{I_z(max) + I_L(min)} = \frac{17 - 10}{(50 + 10) \times 10^{-3}} = 116\Omega$

5) Find the value of Resistance 'R' in the circuit shown in fig. when the voltage across the Zener is $10V$ and the Zener current is $20mA$.



Given: $V_z = 10V$, $I_z = 20mA$, $R_L = 1k\Omega$

$V_o = V_z = 10V$

$\therefore I_L R_L = 10V$

$I_L = \frac{10V}{1 \times 10^3} = 10mA$

$$I = I_L + I_Z$$


$$= 10 + 20 = 30 \text{ mA}$$

$$I = \frac{V_i - V_o}{R} \Rightarrow R = \frac{V_i - V_o}{I} = \frac{16 - 10}{30 \times 10^{-3}}$$

$$R = 200 \Omega$$

6) A 10V zener is connected for voltage regulator as shown in fig. If the load current is 6mA.

find I & I_Z .



$$V_o = I_L R_L$$

$$V_o = 6 \times 10^{-3} \times 1 \times 10^3 = 6 \text{ V}$$


$$V_L = V_o = 6 \text{ V}$$

$$V_Z = 6 \text{ V} \therefore I_Z = 0 \text{ \& } I = 6 \text{ mA}$$

$$I = I_L + I_Z = 6 \text{ mA}$$

→ Since diode is in parallel with R_L , the device is 10V zener. it cannot conduct and is open.

* Over what range of input V_i will the zener circuit shown in figure maintain 30V across 200 Ω load assuming that series resistance $R = 200 \Omega$ and the zener current rating is 25mA.



Given: $V_i = ?$ $I_Z = 25 \text{ mA}$

$$V_o = 30 \text{ V}$$

$$R_L = 2 \text{ K}$$

$$V_Z = 30 \text{ V}$$

$$R = 200 \Omega$$

$$R = 200 \Omega$$

16
 The minimum i/p vlg is required will be when $I_Z = 0$ and $I = I_L$.

$$I_L = \frac{V_o}{R_L} = \frac{30}{2K} = 15mA.$$

$$I_L = 15mA.$$

$$\begin{aligned} \therefore \text{Minimum i/p vlg} &= V_o + IR \\ &= 30 + (15 \times 10^{-3} \times 200) \\ &= 30 + 3 \end{aligned}$$

$$V_i(\min) = 33V.$$

When $I_Z = \max$, i.e. $I_Z = 25mA$.


$$I = I_L + I_Z = 15 + 25m = 40mA.$$

$$\begin{aligned} \text{Maximum i/p vlg} &= V_o + IR \\ &= 30 + (40 \times 10^{-3}) \times 200 \end{aligned}$$

$$V_i(\max) = 38V$$

\therefore input voltage range is $33V$ to $38V$ to get $30V$.

A zener diode shown in fig has $V_Z = 18V$. The vlg across the load stays at $18V$ as long as I_Z is maintained b/w $200mA$ and $2A$. Find the value of series resistance so that V_o remains $18V$ while the input voltage V_i is free to vary from $22V$ to $28V$.



Given: $V_Z = 18V$ $R = ?$
 $I_Z(\min) = 200mA$ $V_o = 18V$
 $I_Z(\max) = 2A$
 $V_i(\min) = 22V$ $V_i(\max) = 28V$

$$I_Z(\text{min}) = 200 \text{ mA} \quad \text{when} \quad V_i(\text{min}) = 22 \text{ V.}$$

$\therefore I_L$ remain unchanged.

$$\therefore I_L = \frac{V_o}{R_L} = \frac{18 \text{ V}}{18 \Omega} = 1 \text{ A} = 1000 \text{ mA.}$$

$$R = \frac{V_{in} - V_o}{I_Z + I_L} = \frac{22 - 18}{(200 + 1000) \times 10^{-3}}$$

$$\boxed{R = 3.33 \Omega}$$

a) Design a Zener Regulator for the given specification

1) i/p DC is $10 \text{ V} \pm 2 \text{ V}$

2) o/p requirements are 5 V , 20 mA .

3) Assume $I_Z(\text{min}) = 5 \text{ mA}$, $I_Z(\text{max}) = 80 \text{ mA}$.

Given: $V_Z = V_o = 5 \text{ V}$

$$I_L = 20 \text{ mA}$$

$$I_Z = 5 \text{ mA} \quad \text{when} \quad V_{in} = 10 - 2 \text{ V} = 8 \text{ V}$$

$$I_Z = 80 \text{ mA} \quad \text{when} \quad V_{in} = 10 + 2 = 12 \text{ V.}$$

* $I_L = 20 \text{ mA}$ and voltage across the load

$V_o = 5 \text{ V}$. The load current stays constant

$$\text{i.e. } I_L = \frac{V_o}{R_L} \Rightarrow R_L = \frac{5}{20 \text{ mA}} = 250 \Omega$$

Series Resistance

$$R = \frac{V_{in} - V_o}{I_Z(\text{min}) + I_L} = \frac{8 - 5}{(5 + 20) \times 10^{-3}} = \frac{3}{25 \times 10^{-3}}$$

$$\boxed{R = 120 \Omega}$$

10) Design a Zener Regulator for the given specification

1) o/p vlg = 5 V 2) $I_L = 10 \text{ mA}$ 3) $P_Z(\text{max}) = 400 \text{ mW}$

4) i/p vlg = $10 \text{ V} \pm 2 \text{ V}$

Soln:

Given: $V_o = V_z = 5V$

$I_L = 10mA$

$P_z(max) = 400mW$

$V_i(min) = 10 - 2 = 8V$

$V_i(max) = 10 + 2 = 12V.$

$R_L = \frac{V_o}{I_L} = \frac{5}{10 \times 10^{-3}} = 0.5k$

$R_L = 500\Omega$

max zener current, $I_z(max) = \frac{400mW}{5V} = 80mA$

minimum i/p v/lg required when $I_z = 0$
 $I = I_L = 10mA.$

$V_i(min) = 10 - 2 = 8V$

$V_i(max) = 10 + 2 = 12V$

$R_{min} = \frac{V_i(max) - V_o}{I_z(max) + I_L}$

$= \frac{12 - 5}{90mA}$

$= \frac{7}{90mA} = 77.7\Omega$

$R_{max} = \frac{V_i(min) - V_o}{I_L} = \frac{8 - 5}{10mA} = 300\Omega.$

$\therefore 77.7 < R < 300\Omega$ to get $V_o = 5V.$

(ii) A 24V, 600mW zener diode is used for providing a 24V stabilized supply to a variable load. If the input voltage is 32V, calculate

i) The value of series resistance required

ii) Diode current when the load is 1200Ω and $R = 400\Omega.$

Given: $V_z = 24V, P_z(max) = 600mW, V_o = 24V, V_i = 32V.$

i) $R = \frac{V_{in} - V_z}{I_z + I_L}$


I_L & R_L is not given, so $I_L = 0$

$$\therefore R = \frac{V_{in} - V_Z}{I_Z(\max)}$$

$$P_Z(\max) = I_Z(\max) \cdot V_Z$$

$$I_Z(\max) = \frac{P_Z(\max)}{V_Z} = \frac{600\text{mW}}{24} = 25\text{mA}$$

$$R = \frac{32\text{V} - 24\text{V}}{25\text{mA}} = 32\Omega$$



When load is 1200Ω & $R = 400\Omega$

$$I_Z = \frac{V_o}{R_L} = \frac{24\text{V}}{1200\Omega} = 20\text{mA}$$

$$I = \frac{V_{in} - V_o}{R} = \frac{32\text{V} - 24}{400\Omega} = 20\text{mA}$$

$$I = I_Z + I_L$$

$$I_Z = I - I_L = 20 - 20 = 0 \Rightarrow \boxed{I_Z = 0}$$

when $R_L = 1200\Omega$, current $I_Z = 0\text{A}$.

12) Design the Zener regulator for the following specification

1) o/p voltage = 5V $\Rightarrow I_L = 20\text{mA}$ $\Rightarrow P_{Z(\max)} = 500\text{mW}$

4) I/p voltage = $12.5 \pm 3\text{V}$.


Given: $V_o = 5\text{V}$, $V_Z = 5\text{V}$, $I_L = 20\text{mA}$, $P_{Z(\max)} = 500\text{mW}$

$$V_i(\min) = 12.2\text{V} \quad V_i(\max) = 12.8\text{V}$$

$$1) R_L = \frac{V_o}{I_L} = \frac{5\text{V}}{20\text{mA}} = 250\Omega$$

$$2) I_{z(max)} = \frac{P_{z(max)}}{V_z} = \frac{500mW}{5V} = 100mA$$

$$3) R_{min} = \frac{V_i(max) - V_o}{I_{z(max)} + I_L(min)} = \frac{15V - 5V}{100m + 20m}$$



$$R_{min} = 83.33\Omega$$


13) In a Zener diode regulator, the input DC is $10V \pm 2V$. The output requirement are 5V and 20mA. Assuming $I_{z(min)}$ & $I_{z(max)}$ as 5mA and 80mA. Design the Zener diode regulator.

Given: $V_{in} = 10V \pm 2V$ $I_L = 20mA$ $I_{z(max)} = 80mA$
 $V_o = V_z = 5V$ $I_{z(min)} = 5mA$

$$\downarrow R_L = \frac{V_o}{I_L} = \frac{5V}{20mA} = 250\Omega$$

$$2) R_{min} = \frac{V_i(max) - V_o}{I_z(max) + I_L(min)} = \frac{12V - 5V}{80m + 20m} = 70\Omega$$

$$3) R_{max} = \frac{V_i(min) - V_o}{I_z(min) + I_L(max)} = \frac{8V - 5V}{(5 + 20) \times 10^{-3}} = 120\Omega$$



14) In the Zener voltage regulator shown in fig. Zener rating are $V_z = 10V$ at a current of 32mA


$R_z = 0$. Find the range of R_L and I_L for load voltage to be constant. What is the maximum vlg of the diode.

Given:

$$V_0 = V_z = 10V$$

$$I_z = 32mA$$

$$R_z = 0, V_{in} = 50V, R = 1k, R_L = ?, P_z(max) = ?$$



$$I = \frac{V_{in} - V_0}{R} = \frac{50V - 10V}{1k} = 40mA$$

$$I = I_z + I_L \Rightarrow I_L = I - I_z = 40mA - 32mA$$

$$I_L = 8mA$$

$$R_L = \frac{V_0}{I_L} = \frac{10V}{8mA} = 1250\Omega$$

$$P_z(max) = I_z V_0 = 32mA \times 10V$$

$$P_z(max) = 320mW$$

15) A Zener diode has a breakdown voltage of 10V. It is supplied from a voltage source varying between 20-40V. In series with a resistance of 820Ω . Using an ideal Zener model obtain the minimum & maximum Zener current.

Given: $R = 820\Omega, V_0 = V_z = 10V, V_i(min) = 20V, V_i(max) = 40V$.

$$I_{min} = \frac{V_i(min) - V_0}{R} = \frac{20V - 10V}{820\Omega} = 12.195mA$$

$$I_{\max} = \frac{V_{i(\max)} - V_o}{R} = \frac{40V - 10V}{820\Omega} = 36.585 \text{ mA.}$$


for ideal Zener model, $I_{z(\min)} = 0A$.

$I_{L(\min)} = 0A$, when o/p terminals are open

$$I_{\max} = I_{z(\max)} + I_{L(\min)}$$

$$I_{\max} = I_{z(\max)}$$

$$\therefore I_{z(\max)} = I_{\max} = 36.585 \text{ mA.}$$



Applications of Diodes

One of the most important applications of diodes is rectification. Other applications include clipping, clamping, dc voltage multiplication, and logic circuits.

* Rectification is the process of converting an ac voltage to dc voltage i.e. conversion of sinusoidal ac waveform into single polarity half cycles.

This can be accomplished by the use of rectifiers, filters and voltage regulator circuit. The rectified wave is smoothed by the use of capacitors to process it into direct voltage.

* Diode Clipping circuits are used for clipping-off an unwanted portion of a waveform.

- * clamping circuits change the dc level of a waveform without affecting the wave shape. i.e. clamping circuits shifts the signal either to the +ve side or negative side of the axis.
- * Dc voltage multipliers are applied to change the level of a dc voltage source to a desired high level.
- * Logic circuits produce a high & low o/p v/lgs. depending upon the voltage levels at several i/p terminals.

There are few real time applications of Diodes.

1) Radio Demodulation: Diode can be used in the demodulation of amplitude modulation (AM) radio broadcasts. The Diode rectifies the AM signal, leaving a signal whose average amplitude is the desired audio signal. The average value is extracted using a simple filter and fed into an audio transducer, which generates sound.

2) Over-voltage protection: Diodes are also used as protection devices for sensitive electronic components. Specialized diodes called transient voltage suppressors are designed specifically for over voltage protection and can handle very large power spikes for short time periods.

3) Limiter: This circuit limits output swing to one diode drop roughly 0.7V. This diode limiter is often used as i/p protection for high gain amplifier.

Rectifiers:

Rectification: Rectification is the process of converting alternating current (ac) to direct current (dc).

Rectifier:

Rectifier is a device that converts ac (alternating current) into dc (direct current). Semiconductor diodes are used as rectifying elements.

Rectifiers are classified as:

- 1) Half wave rectifier [HWR]
- 2) Full wave rectifier [FWR]

Full wave rectifier can be built in two ways:

- 1) Full-wave rectifier using two diodes and a centre tapped transformer → Centre tapped full wave rectifier [CTFW]
- 2) Full-Wave Bridge rectifier using four diodes and an ordinary transformer → Full wave Bridge Rectifier [FWBR].

Half Wave Rectifier [HWR]





fig: Circuit diagram for Half wave Rectifier




In almost all the rectifier circuits, transformers are generally used for following purposes.

- ↳ Either to step up & step down the input vlg.
- ↳ To provide better isolation between AC supply and rectifier circuit.

Half wave rectifier circuit is as shown in figure above. It consists of a single diode in series with load resistance. The AC voltage across the secondary winding A & B changes polarities after half cycle.

Operation:

↳ During +ve half cycle:




During the positive half cycle of the AC input vlg, end A becomes positive with respect to end B. The

diode 'D₁' is forward biased and acts as a short circuit, thus the current flows in the circuit as shown in fig. The load voltage is given by

$$\boxed{V_o = I_L R_L} \quad \& \quad \boxed{V_o = V_{in}}$$

↳ During negative half cycle: During the negative half cycle of the i/p vlg,



end A becomes negative w.r.t to end B, the Diode 'D₁' is reverse biased and acts as

a open circuit, thus no current flows in the circuit as shown in fig above. The load vlg is given by $\boxed{V_o = 0}$

Let the i/p equation of the alternating secondary voltage is,

$$V_s = V_m \sin \omega t$$

∴ The o/p of the rectifier is defined as

$$V_o = \begin{cases} V_m \sin \omega t & ; 0 \leq \omega t \leq \pi \\ 0 & ; \pi \leq \omega t \leq 2\pi. \end{cases}$$

The output waveform is expected to be a straight line but half wave rectifier gives output in the form of positive sinusoidal pulses. Hence the output is called pulsating dc.

The Load current is given by,

$$I_L = \begin{cases} I_m \sin \omega t & ; 0 \leq \omega t < \pi \\ 0 & ; \pi \leq \omega t \leq 2\pi \end{cases}$$

where $I_m = \frac{V_m}{R_L}$ $V_m \rightarrow$ peak value of the o/p.
 \rightarrow ideal diode.

$$I_m = \frac{V_m}{R_L + r_d + R_s}$$

↓
for practical diode.

where, $R_s \rightarrow$ Resistance of transformer secondary winding
 $r_d \rightarrow$ Dynamic resistance of the diode
 $R_L \rightarrow$ Load resistance

1) Average or DC Load current (I_{dc} or I_{av}).

$$I_{dc} = \frac{1}{2\pi} \int_0^{2\pi} I_L \cdot d(\omega t)$$

$$= \frac{1}{2\pi} \left[\int_0^{\pi} I_m \sin \omega t \, d\omega t + \int_{\pi}^{2\pi} 0 \cdot d\omega t \right]$$

$$= \frac{1}{2\pi} \left[\int_0^{\pi} I_m \sin \omega t \cdot d\omega t \right]$$

$$= \frac{I_m}{2\pi} \left[-\cos \omega t \Big|_0^{\pi} \right] = -\frac{I_m}{2\pi} [-1 - 1]$$

$$= \frac{-I_m}{2\pi} [-2]$$

$$\boxed{I_{dc} = \frac{I_m}{\pi}}$$

2) Average dc load voltage [Vdc]

$$V_{dc} = I_{dc} \cdot R_L$$

$$= \frac{I_m}{\pi} \cdot R_L$$

$$= \frac{V_m}{R_L \cdot \pi} \cdot R_L \quad \left[\because I_m = \frac{V_m}{R_L} \right]$$

$$\boxed{V_{dc} = \frac{V_m}{\pi}}$$

3) RMS value of Load current (I_{RMS}):

$$I_{RMS} = \sqrt{\frac{1}{2\pi} \int_0^{2\pi} I_L^2 \cdot d\omega t}$$

$$= \sqrt{\frac{1}{2\pi} \int_0^{\pi} (I_L)^2 d\omega t + \int_{\pi}^{2\pi} 0^2 d\omega t}$$

$$= \left[\frac{1}{2\pi} \int_0^{\pi} I_m^2 \sin^2 \omega t \, d\omega t + \int_{\pi}^{2\pi} 0 \cdot d\omega t \right]^{1/2}$$

$$\begin{aligned}
&= \left[\frac{I_m^2}{2\pi} \int_0^\pi \sin^2 \omega t \, d\omega t \right]^{1/2} \\
&= \left[\frac{I_m^2}{2\pi} \int_0^\pi \frac{1 - \cos 2\omega t}{2} \, d\omega t \right]^{1/2} \\
&= \left[\frac{I_m^2}{2\pi} \left[\frac{\omega t}{2} - \frac{\sin 2\omega t}{4} \right]_0^\pi \right]^{1/2} \\
&= \left[\frac{I_m^2}{2\pi} \left[\left[\frac{\pi}{2} - 0 \right] - \left[\frac{\sin 2\pi}{4} - \frac{\sin 2(0)}{4} \right] \right] \right]^{1/2} \\
&= \sqrt{\frac{I_m^2}{2\pi} \left[\frac{\pi}{2} \right]} = \sqrt{\frac{I_m^2}{4}}
\end{aligned}$$

$$I_{RMS} = \frac{I_m}{2}$$

4) RMS value of the load voltage [V_{RMS}]

$$\begin{aligned}
V_{RMS} &= I_{RMS} \cdot R_L \\
&= \frac{I_m}{2} \cdot R_L \\
&= \frac{V_m}{R_L \cdot 2} \cdot R_L
\end{aligned}
\qquad I_m = \frac{V_m}{R_L}$$

$$V_{RMS} = \frac{V_m}{2}$$

5) DC output power [P_{dc}]

$$\begin{aligned}
P_{dc} &= I_{dc}^2 \cdot R_L \\
&= \left(\frac{I_m}{\pi} \right)^2 \cdot R_L = \frac{I_m^2}{\pi^2} \cdot R_L \\
&= \left(\frac{V_m}{R_L} \right)^2 \cdot \frac{1}{\pi^2} \cdot R_L
\end{aligned}$$

$$= \frac{V_m^2}{R_L \cdot \pi^2} \cdot R_L$$

$$P_{dc} = \left(\frac{V_m}{\pi} \right)^2 \cdot \frac{1}{R_L}$$

6) AC Output power (P_{ac})

$$P_{ac} = I_{RMS}^2 \cdot R_L$$

$$P_{ac} = \left(\frac{I_m}{\sqrt{2}} \right)^2 \cdot R_L$$

⇒ Rectifier Efficiency

The efficiency of rectifier is defined as the ratio of the o/p power to the total amount of i/p power supplied to the circuit.

Efficiency, $\eta = \frac{\text{d.c delivered power to load}}{\text{a.c i/p power from transformer secondary}}$

$$\eta = \frac{P_{dc}}{P_{ac}}$$

$$= \frac{\frac{I_m}{\pi} \cdot R_L}{\frac{I_m}{4} \cdot R_L} = \frac{\frac{1}{\pi^2}}{\frac{1}{4}}$$

$$\eta = \frac{4}{\pi^2}$$

$$\therefore \eta = 0.406$$

$$\% \eta = 40.6\%$$

(23)

$\eta = 40.6\%$ indicates that, under the most ideal conditions, only 40.6% of the a.c. i/p power is converted into d.c. power in the load. The remaining exists as a.c. power.

8) Ripple Factor

The residual pulsation in the direct current from a rectifier is called a ripple. A measure of the smoothness of the d.c. o/p of a rectifier is called a ripple factor, γ . Ripple factor indicates how successfully a circuit is in converting the a.c. to d.c. This is defined as,

$$\text{Ripple factor} = \gamma = \frac{\text{effective (r.m.s) value of a.c. component}}{\text{average or d.c. component}}$$

The requirement of a rectifier is to minimize its ripple factor (ripple content). This is achieved by introducing a filter in the rectifier o/p. Thus, a filter converts a pulsating o/p from a rectifier into a very steady state d.c. output & it filters out & smoothens out the pulsations at the output.

If I_{ac} is the effective value of the a.c. components, then the total load current is the RMS value of the i_L is,

$$I_{RMS} = \sqrt{I_{dc}^2 + I_{ac}^2} \Rightarrow I_{RMS}^2 = I_{dc}^2 + I_{ac}^2$$

$$I_{ac} = \sqrt{I_{RMS}^2 - I_{dc}^2}$$

Ripple factor, $\gamma = \frac{I_{ac}}{I_{dc}} = \frac{\sqrt{I_{RMS}^2 - I_{dc}^2}}{I_{dc}}$

$$\gamma = \sqrt{\frac{I_{RMS}^2 - I_{dc}^2}{I_{dc}^2}}$$

$$= \sqrt{\frac{I_{RMS}^2}{I_{dc}^2} - 1}$$

$$= \sqrt{\left(\frac{I_{m/2}}{I_{m/\pi}}\right)^2 - 1} = \sqrt{\frac{\pi^2}{4} - 1}$$

$$\gamma = 1.21$$

→ This indicates in % the amount of a.c present in the o/p is 121% of the d.c voltage.

Peak Inverse Voltage [PIV]

PIV is the maximum voltage across the diode, when the diode is reverse biased.

Applying KVL to the LK,

$$-V_2 + V_s - I_L R_L = 0$$


$$-V_2 + V_s - 0 \times R_L = 0$$

$$V_s = V_2$$

$$V_2 = V_m \sin \omega t$$

$$V_{s \max} = V_m$$

$$(\sin \omega t)_{\max} = 1$$



Therefore for HWR, $PIV = V_m$

10) Voltage Regulation

Regulation is defined as the variation in DC output voltage as a function of DC current.

$$\% \text{ Regulation} = \frac{V_{\text{NOLOAD}} - V_{\text{FULLLOAD}}}{V_{\text{FULLLOAD}}}$$

If % regulation is zero then PT is ideal rectifier but in actual practice

$$\% \text{ Regulation} = \frac{R_s + R_f}{R_L} \times 100$$

$$\% \text{ Regulation} = \frac{R_f}{R_L} \times 100$$

Advantages:

1. The circuit is simpler and requires only one diode.
2. PIV is only V_m .
3. Centre tap transformer is not necessary.

Disadvantages:

1. Ripple factor $\gamma = 121\%$ is too high.
2. Efficiency is very low about 40.6% but practice value is still less.
3. Low transformer utilization factor = 0.287.
4. Because of all these disadvantages HWR is not used as power rectifier.

Note: Transformer utilization factor [TUF]: It is defined as the ratio of dc power delivered to the load to the ac power rating of the transformer.

Full-Wave Rectifier

The disadvantages of a half wave rectifier are reduced & eliminated by the use of another diode. Here both the half cycles of the input are utilized and is used with the centre tapped transformer.

A full wave rectifier circuit with two diodes and a centre-tapped transformer is as shown in fig.




fig: Centre tapped full wave rectifier.

When the i/p ac supply is switched on, the ends A & B of the transformer secondary becomes +ve & -ve alternatively.

Operation:

During +ve half cycle: During +ve half cycle of the ac input voltage, end A becomes +ve with respect to end B, the diode 'D1' is forward biased and conducts while the diode D2 is reverse biased and acts as open circuit and conducts while the other diode D2 is reverse biased and acts as an open circuit and will not conduct. as shown in fig below.




fig: i/p - o/p waveform of Full wave




fig: During +ve half cycle.




fig: During -ve half cycle.

The Diode D_1 supplies the load current. The conventional current flow is through D_1 , load resistor R_L and the upper half of the secondary winding as shown by the dotted arrows.

During the -ve half cycle:

During the -ve half cycle of the input ac v_i , end A becomes -ve with respect to end B. the diode ' D_2 ' is forward biased and conducts while the diode ' D_1 ' is reverse biased and acts as open circuit and will not conduct as shown in fig above.

The diode D_2 supplies the load current. The conventional current flow is through diode D_2 , load resistor R_L and the lower half of the secondary winding as shown by the dotted lines in the figure above.

As seen from the two figures above, the current in the load R_L is in the same direction for both half cycles of ac i/p v_i .

For both the half cycles the current flows through the load in the same direction Hence we get two half cycles for one complete input signal.

And also the frequency of the rectified o/p vlg is twice the supply frequency. The rectified o/p consists of d.c components and many a.c components.

1) Average & dc Load current [I_{dc}]

considering one cycle of the load current I_L from 0 to π to obtain the average value which is dc value of load current.

$$\begin{aligned} I_{dc} &= \frac{1}{\pi} \int_0^{\pi} I_L \cdot d\omega t \\ &= \frac{1}{\pi} \int_0^{\pi} I_m \cdot \sin \omega t \cdot d\omega t \\ &= \frac{I_m}{\pi} [-\cos \omega t]_0^{\pi} \\ &= \frac{I_m}{\pi} [-\cos \pi - (-\cos 0)] = \frac{I_m}{\pi} (2) \end{aligned}$$

$$\boxed{I_{dc} = \frac{2I_m}{\pi}}$$

2) Average dc load voltage: [V_{dc}]

$$\begin{aligned} V_{dc} &= I_{dc} \cdot R_L \\ &= \frac{2I_m}{\pi} \cdot R_L = \frac{2V_m}{\pi \cdot R_L} \cdot R_L \end{aligned}$$

$$\begin{aligned} I_{dc} &= \frac{2I_m}{\pi} \\ I_m &= \frac{V_m}{R_L} \end{aligned}$$

$$\boxed{V_{dc} = \frac{2V_m}{\pi}}$$

3) RMS value of Load current (I_{rms}):

$$I_{rms} = \sqrt{\frac{1}{\pi} \int_0^{\pi} I_L^2 \cdot d\omega t}$$

$$= \sqrt{\frac{1}{\pi} \int_0^{\pi} I_m^2 \cdot \sin^2 \omega t \cdot d\omega t}$$

$$= \sqrt{\frac{I_m^2}{\pi} \int_0^{\pi} \frac{1 - \cos 2\omega t}{2} \cdot d\omega t}$$

$$\because \int \sin^2 \theta = \frac{1 - \cos 2\theta}{2}$$

$$= \sqrt{\frac{I_m^2}{\pi} \left[\frac{\omega t}{2} - \frac{\sin 2\omega t}{4} \right]_0^{\pi}}$$

$$\because \int \cos 2\theta = \frac{\sin 2\theta}{2}$$

$$= \sqrt{\frac{I_m^2}{2\pi} \left\{ \pi - 0 \right\} - \frac{1}{2} \left[\sin 2\pi - \sin 2(0) \right]}$$

$$= \sqrt{\frac{I_m^2}{2}}$$

$$\boxed{I_{RMS} = \frac{I_m}{\sqrt{2}}}$$

4) RMS value of the load voltage (V_{RMS})

$$V_{RMS} = I_{RMS} \cdot R_L$$

$$= \frac{I_m}{\sqrt{2}} \cdot R_L$$

$$\boxed{V_{RMS} = \frac{V_m}{\sqrt{2}}}$$

5) Dc output power [P_{dc}]:

$$P_{dc} = I_{dc}^2 \cdot R_L$$

$$= \left(\frac{2I_m}{\pi} \right)^2 \cdot R_L$$

$$\boxed{P_{dc} = \frac{4I_m^2}{\pi^2} \cdot R_L}$$

6) Ac output power [P_{ac}]

$$P_{ac} = I_{RMS}^2 \cdot R_L$$

$$= \left(\frac{I_m}{\sqrt{2}} \right)^2 \cdot R_L$$

$$\boxed{P_{ac} = \frac{I_m^2}{2} \cdot R_L}$$

⇒ Rectification Efficiency: $[\eta]$

$$\eta = \frac{P_{dc}}{P_{ac}}$$

$$= \frac{4/\pi^2 \cdot R_L \cdot I_m^2}{\frac{I_m^2}{2} \cdot R_L} = \frac{4}{\pi^2} \times \frac{2}{1}$$

$$\eta = \frac{8}{\pi^2}$$

$$\therefore \eta = 81.02\%$$

8) Ripple factor (γ):

$$\gamma = \sqrt{\frac{I_{Rms}^2}{I_{dc}^2} - 1}$$


$$\gamma = \sqrt{\left[\frac{(I_m/\sqrt{2})^2}{(2I_m/\pi)^2} \right] - 1} = \sqrt{\left[\frac{1/2}{4/\pi^2} \right] - 1}$$

$$= \sqrt{\left(\frac{1}{2} \times \frac{\pi^2}{4} \right) - 1} = \sqrt{\frac{\pi^2}{8} - 1}$$

$$\gamma = 0.48$$

This indicates that the amount of ac present in the output is 0.48% of the dc voltage.

a) Peak Inverse Voltage (PIV)



PIV is the maximum vlg across the diode, when the diode is reverse biased.

Applying KVL,

$$+V_2 + V_2 - V_r = 0$$

$$V_r = 2V_2$$

$$\boxed{PIV = 2V_m}$$

Advantages of FWR.

- 1) The efficiency is twice that of HWR i.e 81.2%.
- 2) The ripple factor is much less than that of HWR
- 3) The dc o/p output voltage and load current value are twice than HWR.
- 4) Large dc output
- 5) Full 100% of the input is utilized

Disadvantages of FWR.

- 1) PIV of the diode is higher.
- 2) Cost of centre tap transformer is higher.
- 3) Output voltage is half of the secondary voltage.

FULL WAVE BRIDGE RECTIFIER.

Bridge Rectifier is the most frequently used circuit for electronic dc power supplies. Four Diodes are used but the transformer used is not centre tapped and gives output of V_2 . The circuit diagram for Bridge rectifier and the respective waveforms are as shown in fig below.






fig: Circuit diagram of Bridge Rectifier.




During +ve half cycle:



During +ve half cycle of the i/p end A becomes +ve with respect to end B. This makes Diode D_2 & D_3 forward biased and the diodes D_1 & D_4 reverse biased. Therefore only diodes

D_2 & D_3 conducts during the +ve half cycle of the input. The conventional current flows through the load resistance R_L as shown in figure producing the drop across R_L .

During -ve half cycle



During -ve half cycle of the i/p end A becomes -ve with respect to end B. This makes Diode D_1 & D_4 forward biased and the diodes D_2 & D_3 reverse

biased. Therefore only diodes D_1 & D_4 conducts during the -ve half cycle of the input. The conventional current flows through the load resistance R_L as shown in fig. producing the drop across the R_L .

For both the half cycles the current flows through load in the same direction. Hence we get two half cycles for one complete input signal. i.e. The frequency of the o/p is double that of the i/p supply frequency.

The Bridge circuit transformer needs only half the secondary turns of the transformer compared to full wave rectifier circuit for the same dc o/p voltage. i.e. transformer secondary line-to-line v/lg should be one half that used for the full wave rectifier.

Advantages of FWBR:

- 1) The need for centre tapped transformer is eliminated
- 2) The PIV is only V_m .
- 3) The transformer is less costly.

Disadvantages of FWBR:

- 1) It requires four diodes, causing an additional voltage drop that reduces the eff. vlg.

Applications of Rectifiers:

- 1) In power supply circuits.
- 2) In rectifier type meter to convert ac voltage to be measured to DC.

Comparison of Rectifier circuits.

parameter	HWR	FWR	FWBR.
1) Peak voltage	$V_m = \sqrt{2} V_2$ $= \sqrt{2} \times V_s$	$V_m = \sqrt{2} V_2$ $V_m = \sqrt{2} \times V_s$	$V_m = \sqrt{2} \cdot V_2$ $= \sqrt{2} \cdot V_s.$
2) Peak load current [Ideal]	$I_m = \frac{V_m}{R_L}$	$I_m = \frac{V_m}{R_L}$	$I_m = \frac{V_m}{R_L}$
3) Peak load current [practical]	$I_m = \frac{V_m}{R_f + R_L}$	$I_m = \frac{V_m}{R_f + R_L}$	$I_m = \frac{V_m}{2R_f + R_L}$
4) DC load current	$I_{dc} = \frac{I_m}{\pi}$ $I_{dc} = \frac{V_m}{(R_f + R_L) \cdot \pi}$	$I_{dc} = \frac{2I_m}{\pi}$ $I_{dc} = \frac{2 \cdot V_m}{(R_f + R_L) \cdot \pi}$	$I_m = \frac{2I_m}{\pi}$ $I_{dc} = \frac{2 \cdot V_m}{(2R_f + R_L) \cdot \pi}$
5) RMS load current & AC load current	$I_{RMS} = \frac{I_m}{2}$	$I_{RMS} = \frac{I_m}{\sqrt{2}}$	$I_{RMS} = \frac{I_m}{\sqrt{2}}$
6) AC i/p power (ideal)	$P_{ac} = I_{RMS}^2 \cdot R_L$	$P_{ac} = I_{RMS}^2 \cdot R_L$	$P_{ac} = I_{RMS}^2 \cdot R_L$

7) AC i/p power [practical]	$P_{ac} = I_{rms}^2 \cdot (R_L + R_f)$	$P_{ac} = I_{rms}^2 \cdot (R_L + R_f)$	$P_{ac} = I_{rms}^2 \cdot (2R_f + R_L)$
8) Percentage Regulation	$\% \text{ Regulation} = \frac{R_f}{R_L} \times 100$	$\% \text{ Regulation} = \frac{R_f}{R_L} \times 100$	$\% \text{ Regulation} = \frac{2R_f}{R_L} \times 100$
9) RMS load voltage	$V_{rms} = \frac{V_m}{2}$	$V_{rms} = \frac{V_m}{\sqrt{2}}$	$V_{rms} = \frac{V_m}{\sqrt{2}}$
10) D/p dc. power	$P_{dc} = I_{dc}^2 \cdot R_L$	$P_{dc} = I_{dc}^2 \cdot R_L$	$P_{dc} = I_{dc}^2 \cdot R_L$
11) PIV [peaks inverse vlg]	$PIV = V_m$	$PIV = 2V_m$	$PIV = V_m$
12) Ripple frequency [o/p frequency]	f_{in}	$2f_{in}$	$2 \times f_{in}$
13) Ripple factor	$\gamma = \sqrt{\left(\frac{V_{rms}}{V_{dc}}\right)^2 - 1}$ $\gamma = \sqrt{\left(\frac{I_{rms}}{I_{dc}}\right)^2 - 1}$	$\sqrt{\left(\frac{V_{rms}}{V_{dc}}\right)^2 - 1} = \gamma$ $\gamma = \sqrt{\left(\frac{I_{rms}}{I_{dc}}\right)^2 - 1}$	$\gamma = \sqrt{\left(\frac{V_{rms}}{V_{dc}}\right)^2 - 1}$ $\gamma = \sqrt{\left(\frac{I_{rms}}{I_{dc}}\right)^2 - 1}$

Problems.

- 1) In a full wave bridge rectifier, the transformer secondary voltage is $100 \sin \omega t$. The forward resistance of each diode is 25Ω and the load resistance is 950Ω . Calculate 1) D.C. o/p vlg 2) ripple factor 3) Efficiency of rectification 4) PIV.

Soln: Given: $V_s = 100 \sin \omega t$, $R_f = 25 \Omega$, $R_L = 950 \Omega$
 $V_s = V_2 = V_m \sin \omega t \Rightarrow V_m = 100$.

$$I_m = \frac{V_m}{2R_f + R_L} = \frac{100}{(2 \times 25) + 950} = 0.1 \text{ A.}$$

$$I_{dc} = \frac{2I_m}{\pi} = \frac{2 \times 0.1}{\pi} = 0.063 \text{ A.}$$

$$1) V_{dc} = I_{dc} R_L = 0.063 \times 950 = 59.85V$$

$$2) \gamma = \sqrt{\left(\frac{I_{RMS}}{I_{dc}}\right)^2 - 1} = \sqrt{\left(\frac{0.0707}{0.063}\right)^2 - 1}$$

$$I_{RMS} = \frac{I_m}{\sqrt{2}}$$

$$= \frac{0.1}{\sqrt{2}} = 0.0707A$$

$$\boxed{\gamma = 0.048}$$

$$3) P_{dc} = I_{dc}^2 \cdot R_L \quad P_{ac} = (I_{RMS})^2 (2R_f + R_L)$$

$$= (0.063)^2 \times 950 \quad = (0.0707)^2 (2 \times 25 + 950)$$

$$P_{dc} = 3.85W \quad P_{ac} = 5W$$

$$\therefore \eta = \frac{P_{ac}}{P_{dc}} \times 100$$

$$= \frac{5}{3.85} \times 100$$

$$\boxed{\therefore \eta = 77.1}$$

$$4) \boxed{PIV = V_m = 100}$$

e) In a two diode FWR ckt. the voltage across each half of the transformer secondary is 100V. The load resistance is 950Ω and each diode has a forward resistance of 50Ω . Find the load current and the rms value of the input current.

Soln: Given : $V_s = 100$, $R_f = 50\Omega$, $R_L = 950\Omega$

$$* V_m = \sqrt{2} \times V_s = \sqrt{2} \times 100 = 141.42V$$

$$* I_m = \frac{V_m}{R_f + R_L} = \frac{141.42}{950 + 50} = 0.141A.$$

$$* I_{RMS} = \frac{I_m}{\sqrt{2}} = \frac{0.141}{\sqrt{2}} = 0.0997A.$$

$$* I_{dc} = \frac{2I_m}{\pi} = \frac{2 \times 0.141}{\pi} = 0.090A.$$

- 3) A Bridge rectifier is driving a load resistance of 100Ω . It is driven by a source voltage of $230V$ $50Hz$. Neglecting diode resistance - calculate
- ↳ Average DC voltage & Average direct current
 - ↳ Frequency of o/p waveform.

Soln: Given: $R_L = 100\Omega$, $V_S = 230V$, $f_{in} = 50Hz$.

$$V_m = \sqrt{2} \times V_S = \sqrt{2} \times 230 = 325V$$

$$\Rightarrow V_{dc} = \frac{2V_m}{\pi} = \frac{2 \times 325}{\pi} = 206.9V \quad \boxed{V_{dc} = 206.9V}$$

$$\Rightarrow I_{dc} = \frac{2I_m}{\pi} = \frac{2 \times 3.25}{\pi} = 2.06A \quad \boxed{I_{dc} = 2.06A}$$

$$I_m = \frac{V_m}{R_L} = \frac{325}{100} = 3.25$$

$$\Rightarrow \text{o/p frequency} = 2f_{in} = 2 \times 50 = 100Hz.$$

- 4) In a full wave rectifier, the input is from $30-0-30V$ transformer. The load and diode forward resistance are 100Ω & 10Ω respectively. Calculate the average v/g, rectification efficiency and percentage regulation.

Soln: Given: $V_S = 30V$, $R_L = 100\Omega$, $R_f = 10\Omega$

$$* V_m = \sqrt{2} \times V_S = \sqrt{2} \times 30 = 42.426V.$$

$$* I_m = \frac{V_m}{R_f + R_L} = \frac{42.426}{(100+10)} = 0.3856A.$$

$$* I_{dc} = \frac{2I_m}{\pi} = \frac{2 \times 0.3856}{\pi} = 0.2455A$$

$$* V_{dc} = I_{dc} R_L = 0.2455 \times 100 = 24.55V$$

$$* P_{dc} = (I_{dc})^2 R_L = (0.2455)^2 \times 100 = 6.027 \text{ W}$$

$$* P_{ac} = I_{rms}^2 (R_L + R_f) = (0.272)^2 (10 + 100) = 8.177 \text{ W}$$

$$* I_{rms} = \frac{I_m}{\sqrt{2}} = \frac{0.3856}{\sqrt{2}} = 0.272 \text{ A}$$

$$* \% \eta = \frac{P_{dc}}{P_{ac}} \times 100$$

$$= \frac{6.027 \text{ W}}{8.177} \times 100 \quad \boxed{\% \eta = 73.61}$$

$$\% \text{ Regulation} = \frac{R_f}{R_L} \times 100 = \frac{10}{100} \times 100 = 10.$$

5) A diode with $V_f = 0.7 \text{ V}$ is connected as a half wave rectifier. The load resistance is 600Ω and the (rms) ac voltage is 24 V . Determine the peak o/p v/g the peak load current and the diode peak reverse voltage.

Soln: Given: $V_f = 0.7 \text{ V}$, $R_L = 600$, $V_S = 24 \text{ V}$.

$$* V_m = \sqrt{2} \times V_S = \sqrt{2} \times 24 = 33.941 \text{ V}$$

$$* I_m = \frac{V_m - V_f}{R_L} = \frac{33.941 - 0.7}{600} = 55.4018 \text{ mA}$$

$$* PIV = V_m = 33.941 \text{ V}$$

$$* \text{Peak o/p voltage} = V_o = I_m R_L = 55.401 \times 10^{-3} \times 600$$

$$\boxed{V_o = 33.24 \text{ V}}$$

(30)

$$V_o = V_m - V_f = 33.941 - 0.7 = 33.24 \text{ V}$$

6) The input to a half wave rectifier is $v = 200 \sin 50t$
 If $R_L = 1k$ and forward resistance of the diode is 500Ω find

- 1) d.c current through the diode
- 2) a.c & r.m.s value of the current through the ckt.
- 3) The d.c o/p v/g.
- 4) The a.c i/p power
- 5) d.c power o/p
- 6) Rectifier efficiency.

Soln: Given: $V_i = 200 \sin 50t$, $R_L = 1k$, $R_f = 500\Omega$

$$V_i = V_m \sin \omega t$$

$$\boxed{V_m = 200}$$

Peak value of load current, $I_m = \frac{V_m}{R_f + R_L} = \frac{200}{50 + 1k}$

$$\therefore I_{dc} = \frac{I_m}{\pi} = \frac{190 \times 10^{-3}}{\pi}$$

$$\boxed{I_{dc} = 60 \text{ mA}}$$

$$I_m = 0.19$$

$$\boxed{I_m = 190 \text{ mA}}$$

$$2) I_{Rms} = \frac{I_m}{2} = \frac{190}{2} = 95 \text{ mA}$$

$$3) \text{ D.C o/p v/g} = I_{dc} \times R_L = 60 \text{ mA} \times 1k$$

$$\boxed{V_{dc} = 60 \text{ Volts}}$$

$$5) P_{dc} = (I_{dc})^2 \times R_L = (0.06)^2 \times 1000$$

$$\boxed{P_{dc} = 3.6 \text{ W}}$$

4) A.C i/p power, P_{ac}

$$P_{ac} = (I_{Rms})^2 \times (R_L + R_f) = (0.095)^2 \times (1k + 50)$$

$$\boxed{P_{ac} = 9.476 \text{ W}}$$

$$6) \therefore \text{ efficiency} = \frac{P_{dc}}{P_{ac}} \times 100 = \frac{3.6}{9.476} \times 100$$

$$\boxed{\therefore \eta = 37.9}$$

7) An a.c. vlg of 25V is applied in series with a silicon diode and a load resistance of 1000Ω . If the forward resistance of the diode is 10Ω . Find the peak current through the diode and peak o/p vlg. (31)

Soln: Given: $V_{rms} = 25V$, $R_L = 1000\Omega$, $R_f = 10\Omega$

$$V_m = \sqrt{2} \times V_{rms} = 1.414 \times 25 = 35.35V.$$

Peak value of the current, $I_m = \frac{V_m}{R_f + R_L}$

$$= \frac{35.35}{10 + 1000} = 35mA.$$

$$V_{dc} = I_{dc} \cdot R_L = \frac{I_m}{\pi} \cdot R_L = \frac{0.035}{\pi} \times 1000$$

$$\boxed{V_{dc} = 11.14V}$$

Peak o/p voltage = $I_m \times R_L = 0.035 \times 1000$

$$\boxed{V_m = 35V.}$$

8) A full wave rectifier with transformer ratio 230V, 50-0-50V has a load resistance R_L of $1K\Omega$. If diode forward resistance $r_f = 20\Omega$. Find 1) the maximum value of current in the diodes when conducting.
 2) DC value of current through R_L 3) o/p dc vlg.
 4) peak Inverse voltage

Soln: Given: $V_s = 50V$, $R_L = 1K$, $R_f = 20\Omega$

The a.c. r.m.s value of a.c. vlg across each secondary half is 50V.

$$\therefore V_m = \sqrt{2} \times 50 = 70.7V.$$

$$1) I_m = \frac{V_m}{R_f + R_L} = \frac{70.7}{20 + 1000} = 69.3 \text{ mA}$$

$$2) I_{dc}, \text{ dc value of current through } R_L = \frac{2I_m}{\pi}$$

$$I_{dc} = 44.12 \text{ mA}$$

$$\Rightarrow \text{O/p. dc vlg across } R_L = I_{dc} \times R_L$$

$$= 44.12 \text{ mA} \times 1 \text{ K}$$

$$V_{dc} = 44.12 \text{ V}$$

$$\Rightarrow \text{Peak Inverse voltage, PIV} = 2V_m$$

$$= 2 \times 70.7$$

$$\text{PIV} = 141.4 \text{ V}$$

Q) A bridge type full wave rectifier uses four diodes and transformer of ratio 230V:110V the forward resistance of each diode is 25Ω and a reverse resistance is ∞ . If the load is a pure resistance of 500Ω . Find

- 1) maximum value of current in the circuit
- 2) D.C value of current through R_L
- 3) D.C value of vlg across R_L
- 4) PIV across non-conducting diodes.

Soln: Given: $V_2 = 110 \text{ V}$, $R_f = 25\Omega$, $R_L = 500\Omega$.

Rms value of vlg. $V_m = \sqrt{2} \times 110 = 155.56 \text{ V}$.

$$1) I_m = \frac{V_m}{2R_f + R_L} = \frac{155.56}{[2 \times 25 + 500]} = 282.8 \text{ mA}$$

2) D.C value of current through R_L .

$$I_{dc} = \frac{2I_m}{\pi} = \frac{2 \times 282.8 \times 10^{-3}}{\pi} = 180 \text{ mA}$$

$$2) V_{dc} = I_{dc} \times R_L = (180 \times 10^{-3}) \times 500$$

$$\boxed{V_{dc} = 90V}$$

$$4) PIV \text{ across non-conducting diodes} = V_m = 155.56V.$$

10). A HWR DC output V_L at no load is found to be 12V, when full load current of 0.4A is drawn from it the voltage is found to be 10V. Find the % of voltage regulation.

Soln: Given: $V_{NL} = 12V$. $V_{FL} = 10V$.

$$\% \text{ Regulation} = \frac{V_{NL} - V_{FL}}{V_{FL}} \times 100$$

$$= \frac{12 - 10}{10} \times 100$$

$$= 20\%$$

11). For a Sinusoidal of $100 \sin 210t$ volts is applied to Full wave bridge rectifier. Determine the efficiency if $R_L = 1000\Omega$ and $R_f = 2K\Omega$. Consider diodes with forward resistance $R_f = 10\Omega$ are used.

Soln: Given: $V_s = 100 \sin 210t$ $R_f = 10\Omega$ $V_m = 100V$.

Case i) $R_L = 1000\Omega$

$$\eta = \frac{0.812}{\left[\frac{2R_f}{R_L} + 1 \right]} \times 100\%$$

$$\eta = \frac{0.812}{\left[\frac{2 \times 10}{1000} + 1 \right]} \times 100 = 79.6\%$$

Case ii) $R_L = 2000\Omega$

$$\eta = \frac{0.812}{\left[\frac{2R_f}{R_L} + 1 \right]} = 80.39\%$$

FILTERS

The main function of a filter is to reduce & eliminate noise from the information. In the rectifier circuit it is used to minimize the ripple content in the rectified o/p.

Need: The o/p of the rectifier circuit is pulsating DC. Such an o/p has a d.c component & some a.c components called ripples. Such an output is not of much use for driving sophisticated electronic devices and circuits, which requires a very steady dc o/p, which should be almost as smooth as the o/p from a battery. Such an o/p may be obtained by introducing filter.





fig: o/p from rectifier.



fig: steady dc o/p.

Definition: The filter may be defined as, it is a device, which removes AC component of the rectifier output but allows the DC component to reach the load & it is a circuit, which converts pulsating output of the rectifier into a steady DC level.



Filters should be installed b/w the rectifier & the load as shown in fig above

Types of filters:

- Capacitor → LC-filter
- Inductor → CLC filter & π section.

Out of all these 'four types' of filters, capacitor filter is most commonly used because of its low cost.

Capacitor Filter:




fig: CIR of a capacitor filter




fig: o/p of the Rectifier with capacitor.





The filter consists of a capacitor C connected in parallel with load resistance R_L . The o/p is available across the load resistor. The o/p waveform shows that the ripple is reduced to a great extent due to the addition of capacitor.

We know that capacitor store energy. They can take a charge and then later delivers that charge to the load. With the increase in rectifier V_{lg} , the capacitor is charged and more current is supplied to the load later when the rectifier o/p decreases the capacitor discharges through the load and the V_{lg} across the parallel combination of R and C decreases. This decrease is only slight because the next V_{lg} peak comes immediately and charges the capacitor. This process is repeated again and again. and hence the ripple is reduced.

The factors which determines the effectiveness of capacitor are

- 1) Size of the capacitor
- 2) The value of the load
- 3) The time b/w the pulsations.

Rectifier With Capacitor Filter



The capacitor in both the circuits are placed across the rectifier o/p R_L i.e. Load. The pulsating DC of the rectifier is applied across the capacitor. As rectifier voltage increases it charges the capacitor towards V_m because initially capacitor acts as a short. At the end of quarter cycle ($\pi/2$) it is charged to peak value V_m of the rectifier vlg as shown in fig above. Once capacitor voltage reaches V_m diode is reverse biased where anode of diode is positive but less than V_m hence diode is reverse biased and stops conducting. Now capacitor

discharges through the load and the voltage across it decreases. Capacitor discharges until the input voltage is less than capacitor voltage. Once the input voltage is greater than capacitor voltage the diode is forward biased and capacitor charges to V_m . and same cycle repeats.

The expression for ripple factor (γ) is given by.

$$\gamma = \frac{1}{2\sqrt{3} f C R_L} \rightarrow \text{for half wave rectifier}$$

$$\gamma = \frac{1}{4\sqrt{3} R_L f C} \rightarrow \text{for full wave rectifier.}$$

where,

$f \rightarrow$ Frequency

$R_L \rightarrow$ Load resistance

$C \rightarrow$ capacitance

DC output voltage

$$V_{dc} = V_m - \frac{V_{rpp}}{2}$$

$$V_{dc} = V_m - \frac{I_{dc}}{2fC}$$

$$I_{dc} = \frac{V_{dc}}{R_L}$$

$$V_{dc} = V_m - \frac{V_{dc}}{2f R_L C}$$

$$\therefore \boxed{V_{dc} = \frac{V_m}{1 + \frac{1}{2f R_L C}}}$$

→ for half wave rectifier

for full wave rectifier

$$V_{dc} = V_m - \frac{I_{dc}}{4fC}$$

$$\boxed{V_{dc} = \frac{V_m}{1 + \frac{1}{4f R_L C}}}$$

Problems:

1) A full wave rectifier using centre tapped transformer supplies a resistive load of $1k\Omega$. The transformer secondary end to end voltage is $60V$ rms at $50Hz$.

The filter capacitance is $500\mu F$. Calculate

- a) Ripple factor b) output resistance of the filter (R_o)
c) V_{dc} d) I_{dc} e) % regulation.

Soln: Given: $R_L = 1k$, $C = 500\mu F$, $V_{rms} = 60V$ [end to end]
 $\therefore V_{rms} = 30V$.

$$a) \gamma = \frac{1}{4\sqrt{3} R_L C f} = \frac{1}{4\sqrt{3} \times 1 \times 10^3 \times 500 \times 10^{-6} \times 50}$$

$$\boxed{\gamma = 0.0058}$$

b) o/p resistance of the filter R_o

$$R_o = \frac{1}{4fC} = \frac{1}{4 \times 50 \times 500 \times 10^{-6}} = 10\Omega$$

$$c) V_{dc} = \frac{V_m}{1 + R_o/R_L} = \frac{42.42}{1 + 10/1k} = 42V$$

$$V_m = \sqrt{2} \times V_{rms} = \sqrt{2} \times 30 = 42.42V$$

$$d) I_{dc} = \frac{V_{dc}}{R_L} = \frac{42V}{1k}$$

$$\boxed{I_{dc} = 42mA}$$

$$e) \% \text{ Regulation} = \frac{R_o}{R_L} \times 100\%$$

$$= \frac{10}{1 \times 10^3} \times 100$$


$$= 1\%$$

2) Design a full wave rectifier with C-filter for the following specifications: Ripple factor < 0.06 .
 op dc vlg = 35V, Maximum load current = 250mA. (33)

Soln: Given: $V_{dc} = 35V$, $I_{dc} = 250mA$, $r = 0.06$

Assuming, $f = 50Hz$

$$R_L = \frac{V_{dc}}{I_{dc}} = \frac{35V}{250mA} = 140\Omega$$



$$r = \frac{1}{4\sqrt{3}fCR_L}$$

$$C = \frac{1}{4\sqrt{3}frR_L} = \frac{1}{4\sqrt{3} \times 50 \times 140 \times 0.06} = 343.66\mu F$$

$$V_m = V_{dc} + \frac{I_{dc}}{4fc}$$

$$= 35 + \frac{250mA}{4 \times 50 \times 343.66 \times 10^{-6}} = 38.53V$$

$$V_m = \sqrt{2} V_{rms}$$

$$V_m = \frac{V_m}{\sqrt{2}} = \frac{38.53V}{\sqrt{2}} = 27.3V$$

3) A full wave bridge rectifier is supplied from the transformer secondary voltage of 100V. Calculate the dc op voltage and peak Inverse voltage of the diode employed.

Soln: Given: $V_{rms} = 100V$, $V_{dc} = ?$, $PIV = ?$

$$* V_m = \sqrt{2} \cdot V_{rms} = \sqrt{2} \times 100$$

$$\boxed{V_m = 141.42V}$$

$$* PIV = V_m$$

$$\boxed{PIV = 141.42V}$$


$$* V_{dc} = \frac{2V_m}{\pi} = \frac{2 \times 141.42}{\pi} = 90V$$

4) Draw the circuit diagram of a full wave rectifier with capacitor filter. The circuit uses a capacitor of $1000\mu\text{F}$ and provides a dc load current of 500mA at 2% ripple. Assume $f = 50\text{Hz}$. Calculate:

i) D.C output voltage ii) peak rectified voltage and % regulation.

Soln: Given: $C = 1000\mu\text{F}$, $I_{dc} = I_L = 500\text{mA}$, $r = 0.02$,
 $f = 50\text{Hz}$

$$r = \frac{1}{4\sqrt{3}R_L C f}$$



$$R_L = \frac{1}{4\sqrt{3}f C r} = \frac{1}{4\sqrt{3} \times 50 \times 1000 \times 10^{-6} \times 0.02}$$

$$R_L = 144.34\Omega$$

i) DC output voltage.

$$V_{dc} = I_{dc} R_L = 500 \times 10^{-3} \times 144.34\Omega$$

$$V_{dc} = 72.17\text{V}$$

$$ii) V_m = V_{dc} + \frac{I_{dc}}{4fC} \quad \& \quad V_m = V_{dc} \left[1 + \frac{R_o}{R_L} \right]$$

$$V_m = 72.17 + \frac{500 \times 10^{-3}}{4 \times 50 \times 1000 \times 10^{-6}}$$

$$V_m = 74.67\text{V}$$

$$R_o = \frac{1}{4fC} = 5\Omega$$

$$V_m = 74.67\text{V}$$

$$iii) \% \text{ Regulation} = \frac{R_o}{R_L} \times 100 = \frac{5\Omega}{144.34} \times 100$$

$$\% \text{ Regulation} = 3.64\%$$

5) Design a FWR with a capacitor filter to meet the following specifications. DC o/p v_{dc} = 15V, R_L = 1K, RMS ripple v_g on capacitor < 1% of DC o/p v_g.

Soln: Given: V_{dc} = 15V, R_L = 1K, γ = 0.01, f = 50Hz,

V_{r(ripple)} = 1% of 15V
= 0.01 x 15

V_{r(rms)} = 0.15V → This is the rms value of the ripple voltage

γ = 1 / (4√3 f C R_L)

C = 1 / (4√3 f R_L γ) = 1 / (4√3 x 50 x 1 x 10³ x 0.01)

C = 288.675μF

V_{dc} = V_m - I_{dc} [1 / (4fC)]

I_{dc} = V_{dc} / R_L = 15V / 1K

I_{dc} = 15mA


V_m = V_{dc} + I_{dc} [1 / (4fC)]

= 15 + 15 x 10⁻³ [1 / (4 x 50 x 288.6 x 10⁻⁶)]

V_m = 15.25V

V_{rms} = V_m / √2 = 15.25 / √2 = 10.31V

V_{rms} = 10.31V



6). In a FWR with a capacitor filter, the load current from the circuit operating from 230V, 50Hz supply is 10mA. Estimate the value of capacitor required to keep the ripple factor less than 1%.

Given: $I_L = 10\text{mA}$, $V_{\text{rms}} = 230\text{V}$, $f = 50\text{Hz}$, $\gamma = 0.01 = 1\%$.

$$V_m = \sqrt{2} \times 230 = 325.269\text{V}$$

$$R_L = \frac{V_{\text{dc}}}{I_L} = \frac{207.07}{10 \times 10^{-3}} = 20.70\text{K}$$

$$V_{\text{dc}} = \frac{2V_m}{\pi} = \frac{2 \times 325.269}{\pi} = 207.07\text{V}$$

$$\gamma = \frac{1}{4\sqrt{3} R_L f C}$$

$$C = \frac{1}{4\sqrt{3} R_L f \gamma} = \frac{1}{4\sqrt{3} \times 50 \times 20.70 \times 10^3 \times 50 \times 0.01}$$

$$\boxed{C = 13.94\mu\text{F}}$$

7) A full wave bridge rectifier supplies a load of 400Ω in parallel with a capacitor of $500\mu\text{F}$. If the ac supply voltage is $230\text{V} \sin 314t$ find the
 1) Ripple factor 2) D.C. load current.

Soln: Given: $R_L = 400\Omega$, $C = 500\mu\text{F}$, $V_m \sin \omega t = 230 \sin 314t$

$$V_m = 230\text{V}$$

$$\omega = 314$$

$$2\pi f = 314$$

$$f = \frac{314}{2\pi} = 50\text{Hz}$$

$$\Rightarrow \gamma = \frac{1}{4\sqrt{3} R_L f C} = \frac{1}{4\sqrt{3} \times 400 \times 50 \times 500 \times 10^{-6}}$$

$$\gamma = 0.0144$$

$$2) \quad I_{dc} = \frac{2 I_m}{\pi} = \frac{2 V_m}{\pi R_L} = \frac{2 \times 230}{\pi \times 400}$$

$$I_{dc} = 0.366 A$$

$$I_{dc} = 36.6 mA$$

8) A full wave rectifier has a load of 2kΩ. The AC voltage applied to the diodes is 200-0-200V. Assuming ideal diodes, calculate

- 1) Average DC current & average DC vlg and
- 2) Ripple voltage if a C=500μF is connected. what is new ripple?

Soln: Given: $R_L = 2k, V_s = 200V, f = 50Hz, C = 500\mu F$

$$V_m = \sqrt{2} \times V_s = \sqrt{2} \times 200 = 282.842 V$$

$$\Rightarrow I_m = \frac{V_m}{R_L} = \frac{282.84}{2 \times 10^3} = 0.1414 A$$

$$I_{dc} = \frac{2 I_m}{\pi} = \frac{2 \times 0.1414}{\pi} = 0.09 A \quad \boxed{I_{dc} = 9 mA}$$

$$\Rightarrow V_{dc} = I_{dc} R_L = 0.09 \times 2 \times 10^3 = 180.03 V$$

$$3) \quad \gamma = \frac{V_{ac}}{V_{dc}} \quad \text{w.k.t } \gamma = 0.48 \text{ for F.W.R}$$

$$V_{ac} = \gamma V_{dc} \quad \boxed{V_{ac} = 86.4 V}$$

If a new capacitor filter of $C = 500 \mu\text{F}$ is used then,

$$\bar{V} = \frac{1}{4\sqrt{3}fCR_L} = \frac{1}{4\sqrt{3} \times 50 \times 500 \times 10^{-6} \times 2 \times 10^3}$$

$$\boxed{\bar{V} = 2.886 \times 10^{-3}}$$

$$\bar{V} = \frac{V_s(\text{rms})}{V_{dc}}$$

$$V_s(\text{rms}) = \bar{V} \times V_{dc}$$

$$= 2.886 \times 10^{-3} \times 180.03$$

$$\boxed{V_{s(\text{rms})} = 0.5196 \text{ V}}$$

Q In a centre-tap full wave rectifier, the forward resistance of the diode is 10Ω , the load resistance is $2 \text{ k}\Omega$. The vlg across half the secondary winding is 220 V . Calculate the ripple factor & efficiency of the rectification. If a capacitor of value $25 \mu\text{F}$ is connected across the load what is the modified ripple factor.

Soln: Given: $R_f = 10 \Omega$, $R_L = 2 \text{ k}\Omega$, $V_2 = 220$, $C = 25 \mu\text{F}$.

$$V_m = \sqrt{2} \times V_2 = \sqrt{2} \times 220 = 311.12 \text{ V}$$

$$I_m = \frac{V_m}{R_L + R_f} = \frac{311.12}{10 + 2000} = 0.155 \text{ A} = 155 \text{ mA}$$

$$\therefore \text{DC load current, } I_{dc} = \frac{2I_m}{\pi} = \frac{2 \times 155 \times 10^{-3}}{\pi} = 0.09867 = 98.6 \text{ mA}$$

RMS value of load current, $I_{rms} = \frac{I_m}{\sqrt{2}} = 109.6 \text{ mA}$. (38)

$$\gamma = \sqrt{\left(\frac{I_{rms}}{I_{dc}}\right)^2 - 1}$$

$$= \sqrt{\left(\frac{109.6 \times 10^{-3}}{98.6 \times 10^{-3}}\right)^2 - 1} = 0.4853$$

$$\boxed{\gamma = 48.5\%} \rightarrow \text{without capacitor filter}$$

$$\eta = \frac{P_{dc}}{P_{ac}} = \frac{I_{dc}^2 \cdot R_L}{(I_{rms})^2 (R_L + R_f)} = \frac{(98.6 \times 10^{-3})^2 \times 2 \times 10^3}{(109.6 \times 10^{-3})^2 (2 \text{K} + 10)}$$

$$= \frac{19.44}{24.144}$$

$$\boxed{\eta = 80.5\%}$$

$$\gamma = \frac{1}{4\sqrt{3} R_L f C} = \frac{1}{4\sqrt{3} \times 2 \times 10^3 \times 50 \times 25 \times 10^{-6}} = 0.0577$$

$$\boxed{\gamma = 5.7\%} \rightarrow \text{with capacitor filter}$$

(10) In a HWR circuit, fed from 230V, it is desired to have a ripple factor $\gamma \leq 0.005$. Estimate the value of the capacitance needed if $I_L = 0.5 \text{ A}$. Turns ratio is 4.6.

Soln: Given: $I_L = 0.5 \text{ A}$, $\gamma \leq 0.005$, $V_1 = 230 \text{ V}$, $\frac{N_1}{N_2} = 4.6$

$$\frac{V_2}{V_1} = \frac{N_2}{N_1}$$

$\therefore V_1 = \text{primary voltage}$ $V_2 = \text{secondary voltage}$

$$\frac{V_2}{V_1} = \frac{1}{4.6} \Rightarrow V_2 = \frac{230}{4.6} = 50 \text{ V}$$

$$V_m = \sqrt{2} \times 50 = 70.7 \text{ V}$$

$$R_L = \frac{V_{dc}}{I_L} = \frac{70.7}{0.5} = 141.4 \Omega$$

$$\gamma = \frac{1}{2\sqrt{3} \cdot f \cdot C \cdot R_L}$$

$$C = \frac{1}{2\sqrt{3} \times 50 \times \gamma \times 141.4}$$
$$= \frac{1}{2\sqrt{3} \times 50 \times 0.005 \times 141.4}$$

$$\boxed{C = 8169 \mu\text{F}}$$

- ⑪ A FWR has $R_L = 10 \text{ k}\Omega$ and a capacitive filter having capacitance of $C = 20 \mu\text{F}$. The applied voltage is $V = 50 \sin 2\pi 50t$ calculate its ripple factor.

Soln: Given: $R_L = 10 \text{ k}$, $C = 20 \mu\text{F}$,

$$V = 50 \sin 2\pi 50t \Rightarrow V_m \sin 2\pi f t$$

$$V_m = 50 \quad f = 50 \text{ Hz}$$

$$\gamma = \frac{1}{4\sqrt{3} \times 50 \times 20 \times 10^{-6} \times 10 \times 10^3}$$

$$\boxed{\gamma = 0.00144}$$

- ⑫ A half wave rectifier uses a transformer with turns ratio 2:1. The load resistance is 500Ω . If the primary voltage is 540 V , 50 Hz , calculate
- the peak inverse voltage
 - the dc output voltage. Neglect cut-in voltage and forward resistance of the diode.

Soln: Given: $N_1 : N_2 = 2 : 1$, $R_L = 500\Omega$, $R_f = 0$

$$\frac{N_1}{N_2} = \frac{2}{1} = \frac{V_1}{V_2} = \frac{540}{V_2}$$

$$\text{Secondary vlg. } V_2 = \frac{540}{2} = 270.$$

$$\therefore \text{peak vlg } V_m = \sqrt{2} \times 270 = 381.8.$$

a) Peak Inverse voltage, PIV $= V_m = 381.8.$

b) Peak current

$$I_m = \frac{V_m}{R_L} = \frac{381.8}{500} = 763.6 \text{ mA.}$$

DC o/p current

$$I_{dc} = \frac{I_m}{\pi} = \frac{763.6 \times 10^{-3}}{\pi} = 243 \text{ mA.}$$

DC o/p vlg

$$V_{dc} = I_{dc} \cdot R_L \\ = (243 \times 10^{-3}) \times 500$$

$$\boxed{V_{dc} = 121 \text{ V.}}$$

13) Ideal diodes are used in a bridge rectifier with a source of 230V, 50Hz across the primary of the transformer. If the load resistor is 200Ω and turns ratio of transformer is 6:1, find the dc o/p voltage and frequency of the o/p.

Soln: Given: $V_p = 230 \text{ V}$, $f = 50 \text{ Hz}$, $R_L = 200\Omega$, $N_1 : N_2 = 6 : 1$

$$\text{RMS vlg across the secondary of the transformer} = \frac{N_2}{N_1} \cdot V_p \\ = \frac{1}{6} \times 230 = 38.3 \text{ V.}$$

\therefore Maximum vlg across the secondary of the transformer

$$V_m = \sqrt{2} \times 38.3 = 54.2 \text{ V.}$$

$$\therefore \text{dc o/p vlg, } V_{dc} = \frac{2V_m}{\pi} = \frac{2 \times 54.2}{\pi} = \underline{\underline{34.5 \text{ V.}}}$$

$$\therefore \text{fout} = 2f_{in} = 2 \times 50 = \underline{\underline{100 \text{ Hz.}}}$$

14) A bridge rectifier has 4 identical diodes of forward resistance of 5Ω each. It is applied from a transformer with output voltage of $20V$ (rms) and secondary winding resistance of 10Ω calculate

1) dc o/p vlg at a dc load current of $100mA$.

2) rms value of o/p vlg at a dc load current of $200mA$.

3) rms value of the ac component of the vlg in part 2.

Soln: Given: $R_s = 10\Omega$, $R_f = 5\Omega$, $V_m = \sqrt{2} \times 20 = 28.28V$.

i) $I_{dc} = 100mA$.

$$I_{dc} = \frac{2I_m}{\pi} \Rightarrow I_m = \frac{I_{dc} \times \pi}{2}$$

$$I_m = \frac{100 \times 10^{-3} \times \pi}{2}$$

$$I_m = 157.08mA$$

$$\text{Peak current } I_m = \frac{V_m}{R_L + 2R_f + R_s}$$

$$R_L = \frac{V_m}{I_m} - 2R_f - R_s$$

$$= \frac{28.28}{157.08 \times 10^{-3}} - 2(5) - 10$$

$$R_L = 160\Omega$$

$$V_{dc} = I_{dc} \cdot R_L = 100 \times 10^{-3} \times 160 = 16V$$

ii) $I_{dc} = 200mA$

$$I_m = \frac{\pi I_{dc}}{2} = 314.16mA$$

$$R_L = \frac{V_m}{I_m} - 2R_f - R_s = \frac{28.28}{314.16 \times 10^{-3}} - 2(5) - 10$$

$$R_L = 70\Omega$$

$$V_{dc} = 200 \times 10^{-3} \times 70 = 14V$$

iii) $r = \frac{V_{o,rms}}{V_{dc}} = 0.483 \Rightarrow V_{o,rms} = r \cdot V_{dc} = 0.483 \times 14 = 6.7V$

$$V_{o,rms} = \sqrt{V_{dc}^2 + V_{a,c}^2} = 15.5V$$

Photo Diode


(40)

A photodiode is a PN Junction & PIN semiconductor device which converts a light energy into an electric current. & voltage depends upon the mode of operation.

The current is generated when photons are absorbed in the photodiode. It is also referred as a photo detector & photosensor. photodiodes are specially designed to operate in reverse bias condition.

The construction of photodiode is similar to the normal PN junction diode. PIN structure [p-type: intrinsic: N-type] is used instead of PN junction because PIN structure provides fast response time. This construction technique is called ion implantation, where the surface of layer of N type is bombarded with p type silicon ions to produce p-type layer of $1\mu\text{m}$ thick. During the formation of the diode, excess electrons move from n-type to p-type and holes from p-type to n-type this process is called diffusion. resulting in depletion layer.

Circuit Symbol



Working:

The width of the depletion region is more in case of the reverse bias condition. hence photodiode is operated in reverse bias condition. The junction of photodiode is illuminated by the light source, the photons strike the junction surface. The photons impart their energy in the

fall of light to the junction. Due to which the covalent bonds present in the depletion region will break into free electrons and holes. These are attracted by the potential across the depletion region which leads to the current called photon current. There is a flow of current in the PN junction when there is no light illuminated that current is called Dark current.




fig: Biasing of photodiode.

The V-I characteristics of photo diode is as shown in figure.




fig: V-I characteristics of photodiode.

Applications:


- 1) photo Diodes are mainly used to measure the intensity of light i.e light meters
- 2) Solar cell panels
- 3) optical communication system.
- 4) camera light meters and street lights.
- 5) Smoke Detectors
- 6) Burglar Alarm.
- 7) Logic circuits and analyzers
- 8) consumer devices like CD players, Televisions and remote controls in VCRs.
- 9) Automotive devices.

Light Emitting Diode [LED]

LED is a pn-junction diode which emits light when an electric current passes through it in the forward direction. It is a device which converts Electrical energy into Light energy. This phenomenon is called Electroluminescence.

The Semiconductor material used in LED is Gallium Arsenide [GaAs], Gallium phosphide (GaP) or Gallium Arsenide phosphide [GaAsP].

Symbol:



working: The charge carriers recombine in a forward biased

PN junction as the electrons cross from the N-region and recombine with the holes existing in the p-region.

Free electrons are in the conduction band of energy levels, while holes are in the valence band. Thus the energy level of the holes is less than the energy levels of the electrons. Some portions of the energy must be dissipated to recombine the electrons and holes. This energy is emitted in the form of heat & light.

The working of the LED depends on the quantum theory. The quantum theory states that when the electrons decrease from the higher level to lower level, it emits energy in the form of photons. The energy of the photons is equal to gap b/w the higher & lower level. i.e $E = h\nu$

$$E = h\nu$$

$$\nu = \frac{E}{h}$$

$h \rightarrow$ plank's constant

$E \rightarrow$ Energy of the photon

$\nu \rightarrow$ frequency of the emitted photon

The above equation shows that, the frequency of the emitted light is directly proportional to the Energy gap.





Fig: Working of LED.

When the junction is reverse biased the LED produces no light. GaAs LEDs emit infrared (IR) radiation which is invisible. GaAsP emits either red & yellow visible light. The colour of the emitted light depends on the band gap of the semiconductor.

Advantages of LED.

- 1) Lower energy consumption
- 2) Longer life time
- 3) improved physical robustness
- 4) Smaller size
- 5) faster switching.

Applications:

- 1) Used in remote control systems such as TV or LCD remote.
- 2) Used in electronic calculators for showing the digital data
- 3) Used in traffic signals for controlling the traffic crowds in cities
- 4) Used in digital computers for displaying the computer data
- 5) Used in digital watches and automotive heat lamps.
- 6) Used in medical devices & camera flashes.

PhotoCoupler

photocoupler is a component that transfers electrical signals between two isolated circuits by using light.

It is a packaged device that consists of emitter and a sensor of light that transfers electrical signals b/w two isolated circuits by using light.

photocouplers or optocouplers are used to provide many functions: they can be used to link data across two circuits, they can be used within optical encoders, where the optocoupler provides a means of detecting visible edge transitions on an encoder wheel to detect position

Construction:

All optocoupler consists of two elements: a light source which is almost always a light emitting diode (LED) and a photosensor typically a photoresistor, photodiode, phototransistor, silicon-controlled rectifier (SCR) or triac. Both of these elements are separated by a dielectric (non conducting) barrier.




fig: photocoupler.

Working: when input current is applied to the LED, it switches ON and emits infrared light; the photodiode then detects this light and allows current to flow through the output side of the circuit. Conversely, when the LED is OFF, no current will flow through the photodiode. By this method, the two flowing currents are electrically isolated. It consists of LED and photodiode where the circuits are isolated electrically. The above figure shows the basic operation of an optocoupler.

Applications:

- 1) Input & output switching, especially in electronically noisy environments
- 2) Switch mode power supplies
- 3) Signal isolation
- 4) Power control
- 5) Controlling transistors & triacs
- 6) Modern communications.

Voltage Regulators

A voltage regulator is an electronic device or circuit that maintains an essentially constant output voltage for a range of input voltage & load values. It is one part of a d.c power supply.

It is possible to incorporate the complete circuitry of the regulated power supply on a monolithic silicon chip.

(43)

IC voltage regulators are basically series regulators with all the basic blocks present inside the IC. Therefore it is easier to use IC voltage regulator instead of discrete voltage regulators.

Important features of IC Regulators

- 1) Reduction in size
- 2) Mass production, cost can be reduced.
- 3) programmable output
- 4) No external components are required
- 5) Internally provided short circuit limiting
- 6) Thermal shutdown.
- 7) Floating operation facilitate higher voltage.
- 8) Output current in excess of 1A.

The IC voltage regulators are classified as follows

- 1) fixed voltage regulator
- 2) adjustable voltage regulator
- 3) switching regulator.

The IC voltage regulator contains the circuitry for reference source, comparator, amplifier, control device and overload protection all in a single IC. It is available in 2 types of packages.

- 1) Metal (aluminium) can package (K package)
- 2) plastic package (T package).





Fig: Metal Can package

78xx Series Fixed IC voltage Regulator

The LM78xx series is 3-terminal voltage regulator available in IC form. It is available with several fixed output voltages making them useful in wide range of applications. It is manufactured by National Semiconductor.

In LM 78xx: 78 indicates that V_{in} is +ve. and xx = 05, 06, 08, 10, 12, 15, 18, 24

Ex: LM7805 is +5V voltage regulator
7812 is +12V voltage regulator
7824 is +24V voltage regulator.

Block Diagram: The functional block diagram of 78xx series is as shown in figure below.




fig: Block Diagram of three terminal vlg regulator IC.

The built-in reference voltage V_{ref} drives the non-inverting input of the operational amplifier. Due to the high gain of the amplifier, the error vlg b/w the inverting and non-inverting terminals is almost zero. This makes the value at the inverting and the non-inverting terminal both same i.e. V_{ref} . Thus, the current flowing through the potential divider can be written as,

$$\boxed{I = \frac{V_{ref}}{R_2}}$$

By The same current flows through the resistor $-R_1$
Thus the output voltage can be given by

$$V_{out} = \left[\frac{V_{ref}}{R_2} \right] (R_1 + R_2)$$

The above equation shows that, the output of the regulator can be controlled by putting desired values of R_1 & R_2 .


The IC has a series pass transistor that can handle more than 1A of load current provided that adequate heat sinking is used.

It also has thermal shutdown and current limiting options. Thermal shutdown is a feature that will turn off the IC as soon as the internal temperature of the IC rises above its preset value. This rise in temperature may mostly due to external voltage, ambient temperature. The preset cut-off temperature is 175°C .

Due to thermal shutdown and heat sinking, devices made of 78xx series are more durable. Though these are designed as fixed vlg regulators, can also be used with external components to obtain adjustable voltages and currents.

7805, Fixed IC Voltage Regulator

This is the most commonly used fixed IC vlg regulator, since many of the electronic components require fixed 5V supply.



Pin 1 accepts unregulated input voltage and pin 2 gives regulated output $V_{LQ} = 5V$, pin 3 is a ground terminal.

A capacitor C_1 [C₁] is required to cancel out inductive effects. and capacitor C_2 [C₂] is to improve the transient response of the regulator and also to reduce noise present at the output. The C_1 capacitor is connected between the input terminal and the ground terminal. The C_2 capacitor is connected b/w the ground terminal and the o/p. The typical values of C_1 & C_2 are 0.1 and 1 μF respectively.

The difference b/w V_{in} & V_{out} [i.e. $V_{in} - V_{out}$] is called 'dropout voltage' and it must be typically 2V for 7805.



FET And SCR


Field Effect Transistor [FET].

FET is a three terminal semiconductor device in which current conduction is by only one type of majority carriers.

* FET is a voltage controlled device whereas BJT is a current controlled device. i.e

Drain current in FET is function of i/p voltage where as in BJT o/p current i.e collector current is function of i/p current.

* The three terminals of FET are, Gate, Drain and Source.



$$I_D = f(V_{GS})$$

* The current conduction is due to the electric field generated by the majority charge carriers hence the name Field effect transistor.


* Unlike BJT, FET requires virtually no input current and gives an extremely high input resistance

* It is called unipolar device: current carried by only one type of charge particles, either electrons or holes. Hence FET is called Unipolar device.

* It requires less space than BJT, hence preferred in ICs.

* FET has very high i/p impedance. Typically is the range of one to several Mega ohms.

Classification:



MOSFET is also called Insulated gate field effect transistor [IGFETs].

Comparison b/w FET & BJT

- | FET | BJT |
|---|---|
| 1) It is a unipolar device | 1) It is a bipolar device. |
| 2) It is a v/g controlled device. i/p v/g controls the o/p current. | 2) It is a current controlled device. o/p current is controlled by i/p current. |
| 3) It exhibits high i/p resistance typically many mega ohms | 3) It exhibits low i/p input resistance typically a few kilo ohms. |
| 4) It is less noisy due to carriers crossing single junction | 4) It is too noisy due to carrier crossing two junction. |
| 5) It is immune to radiation | 5) It is prone to radiation |
| 6) Smaller in size | 6) Large in size |
| 7) Thermal stability is high | 7) Thermal stability is high. |


- 8) Less sensitive to changes in input signal
- 9) Gain is less in JFET amplifiers. Hence gain B.W product is less
- 10) It is of two types namely n-channel & p-channel FETs.

- 8) Highly sensitive to changes in i/p signal.
- 9) Gain is large in BJT amplifiers. Hence gain Bandwidth product is large.
- 10) BJT is also of two types npn transistor and pnp transistors.


The JFET

The JFET [junction field effect transistor] is a type of FET that operates with a reverse biased pn junction to control current in a channel. Depending on the structure JFETs are classified into n-channel and p-channel JFET.

Structure/Construction and Symbol



n-channel JFET & Symbol.



p-channel JFET & Symbol

n-channel JFET: The structure and the symbol of n-channel JFET is as shown in fig above. The major part of the structure is the n-type material which forms the channel b/w the embedded layers of p-type material. It has four ohmic contacts. The wire leads are connected

to each end of the n-channel. The Drain is the upper end and the source is at the lower end. The two p-type regions are diffused into n-type material to form a n-channel. The p-type regions are connected as gate terminal. In the absence of any applied potential the JFET has two p-n junctions under no-bias conditions.

P-channel JFET: In this the major part is p-type material. The two n-type material is diffused into the p-type material to form a p-channel. The two n-type material are connected together to form a gate terminal. The structure and the symbol is as shown in fig.

operation of n-channel JFET

Let us consider n-channel JFET biased with V_{DS} [v_{lg} applied b/w drain & source] and V_{GS} [v_{lg} applied b/w gate & source].




fig: a) $V_{GS} = 0$ i.e. No bias v_{lg} is applied at gate

b) $V_{GS} =$ a small bias v_{lg} is applied at gate.

Case i when $V_{GS} = 0$ and $V_{DS} = +ve$ potential.

when positive v_{lg} is applied at the drain, & connecting gate terminal to ground i.e. $V_{GS} = 0$


i.e the p-n junction b/w gate and source is constantly kept in reverse biased conditions. Since the p-n junction is reverse biased there will be very small amount of current or eventually it is zero. i.e $I_G = 0$. Because of the V_{DS} applied b/w the drain & source, which attracts the electrons from the n-material which leads to flow of current from drain to source. as shown in figure.

Case \rightarrow when $V_{GS} < 0$ and $V_{DS} > 0$.

Due to connected v_{lg} , the majority carriers i.e electrons begin to flow from source to drain reducing the depletion region and increases the channel width. This stream of electrons makes the drain current I_D .

Since gate is heavily doped and the channel is lightly doped, the width of the depletion region will spread in the channel. Since n-material is resistive, the drain current causes a v_{lg} across the channel. This v_{lg} drop reverse biases the p-n junction and causes the depletion regions to penetrate slowly into the channel.

When the large negative gate source v_{lg} is applied the depletion region penetrates more into the n-channel. The depletion region width is more at drain side compared to source side as shown in figure. As we go on increasing negative v_{lg} across gate source the depletion regions almost touch each other



which makes drain current to reduce.

Construction and Working of p-channel JFET




Fig: Biasing of p-channel JFET.

The p-channel JFET is constructed similar to the n-channel JFET but with reversal of p and n-type material as shown in figure above. Here all the current and voltage applied will be reversed.

Channel width is maximum for $V_{GS} = 0$. The channel width is reduced by increasing positive gate to source voltage. V_{GS} is +ve for p-channel and V_{DS} is negative.

Output characteristics / Drain characteristics

Output or Drain characteristics of JFET is a plot of o/p current i.e. Drain current versus output voltage i.e. Drain to source V_{DQ} . Keeping V_{GS} constant i.e. input V_{iQ} constant.

The experimental setup for measuring the output characteristics are as shown below.





fig: Experimental setup to plot JFET characteristics

Drain characteristics.

- 1) when $V_{GS} = V_{DS} = 0$. The channel is entirely open. As $V_{DS} = 0$ there is no attractive force for the majority carriers and hence drain current does not flow.
- 2) when $V_{GS} = 0$ and when a small amount of V_{DS} is applied. The drain current starts to flow. As we increase V_{DS} towards the +ve voltage. it increases the reverse bias on gate source junction and causes depletion region to penetrate into the channel reducing the channel width making the drain current to be constant.

At some value of V_{DS} , the drain current I_D cannot be increased further due to reduction in channel width. The voltage at which I_D reaches to its constant saturation level is called "pinch off" voltage (V_p).

when the external bias of $-1V$ is applied b/w the gate and source. the gate channels junctions

further reverse biased, reducing the effective width of the channel available for conduction.

Drain characteristics of JFET is divided into four regions.

1) ohmic region: In this region, the I_D current varies linearly with V_{DS} satisfying the ohm's law hence the name Ohmic region.

2) Saturation region: This is the region, in which I_D current remains constant and does not vary with V_{DS} .

3) cutoff: when V_{GS} made sufficiently negative, I_D is reduced to zero. This is caused by widening of depletion region to point where it completely closes the channel. V_{GS} at cut-off is called $V_{GS(off)}$.

4) Breakdown Region: If V_{DS} is kept on increasing, the voltage will be reached at which gate channel junction breaks down due to avalanche effect. At this point the drain current increases very rapidly and device may be destroyed.

I_{DSS} is the maximum drain current when $V_{GS} = 0$. It is the saturated current b/w the drain & source.

Drain characteristics of p-channel JFET:

The output characteristics of p-channel JFET is as shown in fig. In this the source is positive w.r.t to the drain. It is similar to the n-channel JFET except the voltages V_{GS} and V_{DS} have reversed polarities and current I_D flows in reverse direction.




fig: Drain characteristics & VI characteristics of p-channel JFET.

Transfer characteristics of JFET

It is a plot of output current i.e. I_D [Drain Current] to input voltage i.e. V_{GS} [Gate to source Vlg] keeping V_{DS} constant.

The relationship b/w I_D & V_{GS} is non-linear. This characteristic is defined by the equation

$$I_D = I_{DSS} \left[1 - \left(\frac{V_{GS}}{V_P} \right) \right]^2$$

where $I_D \rightarrow$ Drain current $V_P \rightarrow$ Constant

$I_{DSS} \rightarrow$ constant $V_{GS} \rightarrow$ control variable

As V_{GS} decreases I_D increases exponentially. The transfer characteristics of JFET is drawn using, i) Equation & ii) I_D & Drain characteristics.




figure: Transfer characteristics of JFET using Drain characteristics.




fig: Transfer characteristics of n-channel JFET




fig: Transfer characteristics of p-channel JFET.

* V_{GS} at which $I_D = 0$ is called $V_{GS(off)}$. V_p & $V_{GS(off)}$ are equal in magnitude but opposite in sign.

The above figures shows the Transfer characteristic of n-channel JFET and p-channel JFET. p-channel JFET is similar to the n-channel JFET the only change is that the polarities of V_{GS} and I_D are reversed.

Characteristic parameters of JFET

- 1) Transconductance (g_m)
- 2) Input resistance
- 3) Drain to source resistance (r_{ds})
- 4) Amplification factor (μ)
- 5) power dissipation.

1) Transconductance: (g_m) : It is defined as the ratio of change in drain current for change in gate to source V_G with $V_{DS} = \text{constant}$. It is nothing but the slope of the transfer characteristics of JFET.

g_m is also called as mutual conductance, The unit is mS (millisiemen) & mA/V .

$$g_m = \frac{\Delta I_D}{\Delta V_{GS}} \Big|_{V_{DS} = \text{constant}}$$

g_{m0} : It is transconductance measured at $V_{GS} = 0$. It is normally given in the datasheet. The approximate value of g_m at any point on the transfer characteristics is calculated using,

$$g_m = g_{m0} \left[1 - \frac{V_{GS}}{V_{GS(off)}} \right]$$

When g_{m0} is not given in the data sheet:

$$g_{m0} = \frac{2 I_{DSS}}{|V_{GS(off)}|}$$

2) Input Resistance: JFET operates with its gate-source junction reverse biased, which makes the input resistance at the gate very high. The input resistance can be

determined by, $R_{IN} = \frac{V_{GS}}{I_{GSS}}$

I_{GSS} will be given in datasheet. I_{GSS} is gate reverse current. The gate reverse current increases with temperature

thus decreases the i/p resistance.

3) AC drain to source resistance (r_d)

The drain resistance r_d is the ac resistance b/w drain and source terminals when JFET is operating in saturation region. r_d is given by,

$$r_d = \frac{\Delta V_{DS}}{\Delta I_D} \Big|_{V_{GS} = \text{constant}}$$

Above pinch off, the drain current is relatively constant over a range of drain to source v/b. Large change in V_{DS} produces very small change in I_D . Since characteristic is flat in saturation region, r_d is not easily determined. It may also be expressed as an output admittance. The admittance is given by the expression.

$$Y_{os} = \frac{1}{r_d}$$

4) Amplification factor: (μ)

The amplification factor is defined as rate of change of drain to source v/b to rate of change of gate to source v/b keeping drain current constant. The expression for amplification factor is given by,

$$\mu = \frac{\Delta V_{DS}}{\Delta V_{GS}} \Big|_{I_D \text{ is constant}}$$

$$\mu = \frac{\Delta V_{DS}}{\Delta V_{GS}} \cdot \frac{\Delta I_D}{\Delta V_{GS}} = r_d \cdot g_m$$

5) Power Dissipation: (P_D)

Power dissipation can be defined as product of drain current and drain to source V_{DS} . The expression for power dissipation can be given by,

$$P_D = I_D \cdot V_{DS}$$

JFET Transfer characteristic is expressed by,

$$I_D \approx I_{DSS} \left[1 - \frac{V_{GS}}{V_{GS(off)}} \right]^2$$

The above equation is also called as 'Square Law' or Drain current equation for JFET. I_D can be determined for any V_{GS} , if $V_{GS(off)}$ and I_{DSS} is known. I_D is function of square of applied i/p voltage V_{GS} Hence the name 'Square Law'


problems:

1) For the JFET shown in fig: $V_{GS(off)} = -4V$ and $I_{DSS} = 12mA$. Determine the minimum value of V_{DD} required to put the device in the constant current region of operation when $V_{GS} = 0V$

Soln: Given $R_D = 560\Omega$, $V_{GS(off)} = -4V$

$$\therefore V_p = 4V, I_{DSS} = 12mA$$

The minimum value of V_{DS} for the JFET to be in constant current region is $V_{DS} = V_p = 4V$



In the constant-current region with $V_{GS} = 0V$

$$I_D = I_{DSS} = 12 \text{ mA}$$

The drop across R_D is

$$V_{RD} = I_D \times R_D = (12 \text{ mA})(560 \Omega)$$

$$V_{RD} = 6.72 \text{ V}$$

Applying Kirchhoff's law around the drain ckt

$$\begin{aligned} V_{RD} &= V_{DS} + V_{RD} \\ &= 4 + 6.72 \end{aligned}$$

$$V_{DD} = 10.72 \text{ V}$$

This is the V_{DG} at V_{DD} to make $V_{DS} = V_p$ and put the device in the constant current region.

2) For a 2N5459 JFET, it is given $I_{DSS} = 9 \text{ mA}$ and $V_{GS(off)} = -8 \text{ V}$ (maximum). Using these values, determine the drain current for $V_{GS} = 0 \text{ V}$, -1 V and -4 V .

Soln: $V_{GS} = 0 \text{ V}$,

$$I_D = I_{DSS} = 9 \text{ mA}$$

for $V_{GS} = -1 \text{ V}$,

$$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_{GS(off)}} \right)^2$$

$$= (9 \text{ mA}) \left(1 - \frac{-1 \text{ V}}{-8 \text{ V}} \right)^2$$

$$= 9 \times 10^3 (1 - 0.125)^2$$

$$I_D = 6.89 \text{ mA}$$

for $V_{GS} = -4V$

$$I_D = (9mA) \left(1 - \frac{-4V}{-8V} \right)^2$$

$$= 9 \times 10^{-3} (1 - 0.5)^2 = 9 \times 10^{-3} \times 0.25$$

$$I_D = 2.25 \text{ mA}$$

3) The following information is included in the datasheet of 2N5457 JFET. typically, $I_{DSS} = 3.0 \text{ mA}$, $V_{GS(off)} = -6V$ maximum and $g_{mo} = 5000 \mu S$. Using these values determine the forward transconductance for $V_{GS} = -4V$ and I_D at this point.

Soln: $g_{mo} = 5000 \mu S$, $I_{DSS} = 3 \times 10^{-3} \text{ A}$, $V_{GS(off)} = -6V$

$$g_m = g_{mo} \left[1 - \frac{V_{GS}}{V_{GS(off)}} \right]$$

$$= 5000 \left[1 - \frac{-4V}{-6V} \right]$$

$$g_m = 1667 \mu S$$

$$I_D \cong I_{DSS} \left[1 - \frac{V_{GS}}{V_{GS(off)}} \right]^2$$

$$= 3 \times 10^{-3} \left[1 - \frac{-4}{-6} \right]^2$$

$$I_D = 333 \mu A$$

4) A Given JFET has following characteristics:

$I_{DSS} = 12 \text{ mA}$, $V_{GS(off)} = -5V$ and $g_{mo} = 3000 \mu S$ Find

g_m and I_D when $V_{GS} = -2V$.

Soln: Given: $I_{DSS} = 12mA$, $V_{GS(off)} = -5V$ and $g_{m0} = 3000\mu S$
 $V_{GS} = -2V$.

$$g_m = g_{m0} \left[1 - \frac{V_{GS}}{V_{GS(off)}} \right]$$
$$= 3000 \times 10^{-6} \left[1 - \frac{-2V}{-5V} \right]$$

$$\boxed{g_m = 1800 \mu S}$$

$$I_D = I_{DSS} \left[1 - \frac{V_{GS}}{V_{GS(off)}} \right]^2$$
$$= 12 \times 10^{-3} \left[1 - \frac{-2}{-5} \right]^2$$

$$\boxed{I_D = 4320 \mu A}$$

8) A certain JFET has an I_{GSS} of $-2nA$ for $V_{GS} = -20V$. Determine the input resistance

Soln: given: $I_{GSS} = -2nA$

$$V_{GS} = -20V$$

$$R_{IN} = \left| \frac{V_{GS}}{I_{GSS}} \right|$$

$$= \frac{20V}{2nA}$$

$$\boxed{R_{IN} = 10,000 M\Omega}$$

METAL OXIDE SEMICONDUCTOR FET [MOSFET]

This is very small hence can be used to design high density VLSI chks. MOSFETs has no pn junction structure. Instead the gate of MOSFET is insulated from channel by a SiO_2 layer. Due to this i/p resistance is very high.

Because of the insulated gate, they are also called as IGFETs [Insulated Gate FETs].

They are two types.

- 1) Depletion (D) MOSFET
- 2) Enhancement (E) MOSFET.

Enhancement MOSFET (E-MOSFET)

E-MOSFET operates only in the enhancement mode and has no depletion mode. There is channel exist b/w Drain and the source. we have to create & enhance a channel b/w drain and the source hence the name Enhancement MOSFET.

Below figure shows the structure of E-MOSFET.




fig: n-channel EMOSFET.

Construction: Two highly doped n regions are diffused into a lightly doped p-type substrate. The source and drain are taken out through metallic contacts to n-doped regions as shown in fig.

There is no direct contact of the gate terminal with the substrate. There is a layer of SiO_2 which acts as a barrier & insulator b/w gate terminal and the substrate. It has four terminals. Gate, Drain and the source along with substrate (SS) terminal & body. The substrate and the source terminal is always interconnected. There is no channel exist b/w Drain and the source under no bias condition.

Operation:




fig: Channel formation in n-channel E-MOSFET.

When a +ve v/g V_{GS} is applied b/w the gate and the source terminal as shown in fig.

The +ve potential at the gate terminal attracts the minority charge carriers from the p-type substrate. These attracted minority charge carriers i.e. electrons get accumulated over the layer of p substrate.

thereby forming channel. The holes in the p substrate gets repelled by the applied +ve potential and will be


pushed down. The attracted electrons will not be able to cross the gate terminal because of the layer of SiO_2 which acts as barrier and prevents the electrons in the induced channel from being attracted by gate terminal

The V_{DQ} applied b/w Drain and the source i.e V_{DS} attracts the electrons which will cause the flow of I_D current through the induced channel. As V_{GS} increased more electrons will be attracted and hence increases the I_D current.


The lowest value of V_{GS} for which there ^{exists} I_D current just starts flowing is called "Threshold voltage" (V_T).

channel does not exist with $V_{GS} = 0V$ and enhanced due to application of a +ve gate to source V_{G} . Hence the name enhancement MOSFET.

The Drain characteristics and Transfer characteristics are given below.



Drain characteristics



Transfer characteristics.

For n-channel MOSFET V_{GS} is +ve and I_D does not flow until $V_{GS} = V_T$.


For $V_{GS} > V_T$ the relationship b/w drain current and V_{GS} is non-linear and it is given by

$$I_D = K (V_{GS} - V_T)^2$$

$K = \text{constant}$

$$K = \frac{I_D(\text{ON})}{(V_{GS(\text{ON})} - V_T)^2}$$




Symbol:




n-channel E-MOSFET.

The dotted line indicates that there is no channel b/w Drain and the source. In some cases substrate and the sources will be interconnected which is shown in fig 2

P-channel E-MOSFET:



Symbol:



p-channel E-MOSFET.

p channel E-MOSFET is exactly opposite to that of n-channel MOSFET. Construction, Drain characteristics, Transfer characteristics and symbol are as shown in above fig.

Note: p-channel E-MOSFET and D-MOSFET construction and operation you need to study by yourself.


Depletion MOSFET (D-MOSFET)

In this type of MOSFET, there exist a depletion layer or channel b/w the drain and the source under no bias condition.

n-channel D-MOSFET:

In this two specially doped n-regions are diffused within a lightly doped p-typed substrate. These enormously doped n-regions characterises source and drain. The source and the drain terminals are linked via metallic bond to n-doped regions.

attached via n-channel. The gate is also connected to metal surface but insulated by a very thin layer of SiO_2 .



Thus there is no direct electrical connection b/w gate & channel of a MOSFET, increasing the input impedance of device.




Fig: Operation of n-channel D-MOSFET

When V_{DS} is applied keeping $V_{GS} = 0$ by directly connecting gate to source terminal free electrons from the n-channel are attracted towards +ve potential of drain terminal.

This establishes current through the channel to be denoted as I_{DSS} at $V_{GS} = 0V$.

If we apply -ve voltage across the gate and source terminal. The negative charges on the gate terminal repel and get attracted by the +ve charges in the substrate. This indicates a recombination of repelled electrons and holes from the p substrate. This recombination depends on magnitude of negative voltage applied to the gate. Hence the number of free electrons reduced due to the recombination in n-channel for conduction reducing the Drain current.

The n-channel is depleted some of its electrons thus decreasing the channel conductivity hence the name depletion MOSFET.

The greater the depletion of n-channel electrons with increasing negative bias for V_{GS} , the level of drain current will be deduced as shown in fig. The Drain characteristics and the Transfer characteristics are as shown below.




fig: Transfer characteristics






fig: Drain characteristics


If the positive voltage is applied b/w the gate and source terminal, which enhances the number of electrons in the channel in contrast to that observed with $V_{GS} = 0$. Hence the region of positive gate voltage on the transfer characteristics can be referred as enhancement region.

P-channel Depletion Type D-MOSFET

The below figures shows the structure, transfer characteristics and Drain characteristics of p-channel type D-MOSFET.




Transfer characteristics




Drain characteristics

Symbol:



n-channel DMOSFET.



p-channel D-MOSFET.

P-channel depletion type MOSFET construction is exactly reverse of n-channel depletion type MOSFET. In this substrate is n-type, regions and channels are of p-type.

Voltage polarities and current directions are reversed. The difference from n-channel characteristics are, V_{DS} is with negative values. V_{GS} will have opposite polarities, and I_D in the opposite direction.

Comparison between JFET & MOSFET.

JFET's

- 1) JFET is fabricated using a semiconductor bar which acts as a channel.
- 2) Fabrication process is complex.
- 3) JFET does not contain an insulating silicon dioxide layer.
- 4) JFETs are operated in depletion mode only.
- 5) JFETs have larger drain resistance in the range of $100k\Omega$ to $1M\Omega$.

MOSFET's

- 1) MOSFET is fabricated on a semiconductor substrate.
- 2) Fabrication process is simple and easy.
- 3) MOSFETs are fabricated with SiO_2 layer.
- 4) D-MOSFET is operated in both enhancement mode and depletion mode. E-MOSFET is in enhancement mode only.
- 5) MOSFETs have lower drain resistances in the range of $1k\Omega$ to $50k\Omega$.

6) The input resistance offered by JFET are lesser in the range of $1\text{G}\Omega$ to $10\text{G}\Omega$

6) The input resistance offered by MOSFET are much higher in the range of $10^{13}\Omega$ to $10^{15}\Omega$

7) The leakage current is more in JFETs in the range of 10nA to $100\mu\text{A}$

7) The leakage current is much lesser in MOSFETs in the range of 1pA to 100pA .

8) JFETs are not so widely used in electronic and computer industries

8) MosFETs are extensively in digital electronics and computer industry.

CMOS

Complementary metal oxide semiconductor [CMOS] technology is one of the most popular technology in the computer chip design industry and broadly used for integrated circuits in numerous and varied applications.

All the computer memories, CPUs and cell phone make use of this technology for microprocessors, microcontroller chips, and also memories like RAM, ROM, EEPROM and application specific integrated circuits [ASICs]

CMOS transistor consists of both P-channel Mos [PMOS] and N-Channel Mos [NMOS].

CMOS Inverter

CMOS inverter is a transistor made up of two complementary transistors. It consists of n-channel & p-channel on a single substrate. The CMOS inverter consists of two transistor types which are processed and connected as shown in fig.




fig: structure of CMOS inverter.

The Inverter is a logic ckt which is going to invert the given input. i.e complement of the input will be obtained as output. If the inputs are high o/p will be low. And if the i/p is low o/p will be high.

The complementary N-type and p-type E-MOSFETs are connected in series. The gate terminals are connected together to form input terminal. The output terminal is formed by connecting drain terminals together. Source terminal S_1 is connected to ground and source terminal S_2 is connected to voltage V_{DD} .

The simplified diagram of CMOS inverter using two transistor and as switch is as shown in fig below.




fig: Simplified diagram of CMOS inverter




fig: CMOS inverter operation using switch.

Case 1: When V_{in} is low, the gate source voltage (V_{G2S2}) of p channel is equal to $-V_{SS}$. The PMOS will get activated

i.e PMOS switch will be closed providing low resistance path b/w V_{SS} and op terminal. Since gate source vlg V_{G1S1} of N-channel MOSFET is 0V. It will be in the OFF state, which results in high impedance b/w the output & ground. Hence V_{out} is equal to supply vlg V_{SS} i.e $V_{out} = High$.

Case ii) when $V_{in} = High$,

the gate source vlg (V_{G2S2}) of the PMOS is equal to 0V. The PMOS will be in OFF state providing high resistance. The gate source vlg (V_{G1S1}) of the NMOS is equal to V_{SS} , which will turn ON NMOS, which provides less impedance and op terminal will be connected with ground, which gives $V_{out} = Low$.

This CMOS inverter has low power dissipation because only one MOSFET will be in ON state at a time.


Silicon Controlled Rectifier [SCR]

A Silicon Controlled Rectifier (SCR) is a four-layer unidirectional semiconductor device made of silicon which can be used to provide a selected power to the load by controlling the current. SCRs are also called as Thyristor. [SCR is a one type of Thyristor].

SCR is a three terminal device with four layers, hence it has three junctions J_1, J_2, J_3 . The four layers are alternate p and n type material. It is nothing but a rectifier and junction transistor.

The two types are, NPNP and PNPN SCRs. The three terminals are, Anode (A), Cathode (K) and Gate (G).

The structure and Symbol is as shown in fig below.



To forward Bias the SCR, connect Anode to +ve of supply v_g. which makes I_1 & I_3 forward bias and I_2 reverse bias w.r.t applied v_g.

To Reverse Bias the SCR connect Anode to -ve of supply v_g. which makes I_1 & I_3 Reverse bias and I_2 forward bias w.r.t applied v_g.

In PNPN SCR, the outer most p-layer is taken as Anode terminal. the outer most N-layer is taken as cathode terminal. The gate terminal is taken out from the p-layer which is near to cathode terminal.

SCR can be operated in three different modes

- 1) Forward blocking mode
- 2) Forward conduction mode
- 3) Reverse blocking mode.

Working of SCR:

The anode terminal is connected to positive terminal of power supply, cathode terminal is connected to negative terminal of power supply and positive pulses v_g are applied at gate terminal. The SCR is forward biased.

The current starts flowing from anode to cathode (15). This mode is called forward conduction mode. Once it is forward biased there is no need to apply any voltages at gate terminal. Gate terminal is used to just to trigger the circuit.

SCR would be in ON state until it would be turned off. The SCR can be turned off by reducing gate voltage & by shorting Anode & Cathode together through transistor & push button.

Two Transistor Model.

If we take the cross sectional of SCR, we can see two transistors connected back to back as shown in figure below. The two transistors are NPN & PNP transistors.






Fig: a) Cross sectional view

b) Two transistor model

c) Two transistor equivalent model

The upper left one is PNP transistor and the lower right NPN type. The two transistors are connected in such way that the collector of NPN is connected to base of the PNP and the collector of PNP is connected to base of NPN transistor. And the gate terminal is brought out from the base of NPN.

∴ The o/p of one transistor will act as an input to other transistor i.e.

for Q_1 transistor:

$$I_{C1} = \beta_1 I_{B1} \quad I_{C2} = \beta_2 I_{B2}$$

$$I_{B2} = I_{C1}$$

$$\therefore I_{C2} = \beta_1 I_{B1} \beta_2$$

$$I_{C2} = \beta_1 \beta_2 I_{B1}$$

This gives net gain of loop ckt as $\beta_1 \times \beta_2$ where β_1 & β_2 are current gains of two transistors.

Switching Action

Let us consider two transistor model of SCR as shown in figure.

Case i) when gate current is zero i.e. $[V_G = V_{BE} = 0]$

& the gate terminal is open.




fig: When $V_G = 0$.

state & OFF state.

The only current in circulation is the leakage current which is very small in case of silicon device and the total current is little higher than the sum of individual leakage current. Under this condition SCR is said to be in forward blocking mode & high impedance

Case ii) $V_G =$ a small v_{lg} .

When small amount of gate current is given to the base of transistor Q_2 i.e. $V_{BE} = V_G$ by applying forward bias to its Base emitter junction as shown in fig.



fig: with V_G applied.

The V_G applied generates base current to Q_2 i.e. I_{B2} which in turn gives I_{C2} which is β_2 times the I_{B2} .

The collector current of Q_2 is fed as I_{B1} current of Q_1 and undergoes further amplification by multiplying I_{C2} with β_1 .

This way both the transistors feedback each other and the collector current of each goes on multiplying. This process is very quick and soon both drive each other to saturation. Now the SCR is in ON state. The SCR can be turned off & can control the current only through external ckt.

TURN OFF METHODS.

The process of turning off a SCR is called Commutation. By the process of commutation, the SCR operating mode is changed from forward conduction mode to forward blocking mode.

There are two methods of commutation of SCR

- 1) Natural commutation
- 2) Forced commutation.

Natural Commutation: The process of turning off a thyristor without using any external circuit is known as Natural commutation.

This type of commutation is possible only in AC applications. When using AC supply, the current passing through the device is alternating. This alternating current goes to peak, zero and then through

peak negative value. Due to this SCR turns off when negative vlg appears across the SCR.




fig: Natural commutation
Natural commutation.

As there is no spl. ckt to turn off SCR This is called

2) Forced Commutation: The process of turning off a SCR by using external circuits is called forced commutation. This method of commutation is used for DC commutation.

Since DC is unidirectional it can't make SCR to turn off. So external ckt to be connected to make current to be equal to zero forcibly. Hence it is called forced commutation and is also called DC commutation.

The external ckt used for commutation process is called as commutation ckt. and the elements are called as commutating elements.




fig: Forced commutation.

Characteristics of SCR [V-I Characteristics]

The V-I characteristics of SCR is the plot of applied forward vlg versus Anode current I_A . The characteristics are as shown in figure.

The characteristics are divided into different region which are explained below. The characteristics are obtained by applying forward biasing.

1) Forward Breakover voltage: $V_{F(BR)}$
 It is the vlg above which the SCR enters the conduction region.
 This vlg decreases as I_G increases.




Fig: V-I characteristics of SCR.

2) Holding current: I_H is the value of current below which SCR switches from conduction state to forward blocking region under stated conditions

3) Forward & Reverse blocking

Regions: These are the regions corresponding to the open ckt conditions for the SCR which blocks the flow of current from anode to cathode.

4) Reverse Breakdown vlg: It is the reverse anode to cathode vlg at which zener & avalanche breakdown takes place as in fundamental pn junction diode and raises the current abruptly.

Applications of SCR

1) Switching 2) Rectification 3) Regulation

4) protection



5) Home appliances: Lighting, temperature control, fan speed regulation, heating and alarm activation

6) In industry: for motor speed, battery charging power conversions.

7) phase control.

one of the applications of SCR i.e phase control is discussed in detail.

Phase Control Application



Phase control circuit

- * In ac ktr. the SCR can be turned on by the gate at any angle α w.r.t to the applied vlg. This angle α is called the firing angle.
- * Power control is obtained by varying the firing angle and is known as phase control.
- * phase control ktr is as shown in fig above. The gate triggering vlg is derived from the ac supply through resistors R_1 , R_2 and R_3 . The variable resistance R_2 limits the gate current during positive half cycles of the supply. R_2 is a variable resistance.
- * If the moving contact is set to top of resistor R_2 , resistance R_2 will be very low and SCR may trigger almost immediately at the commencement of the +ve half cycle.
- * If the moving contact is set to bottom of the resistor R_2 , resistance R_2 will have maximum, the SCR may not switch on until the peak of the +ve half cycle.

- (18)
- * By adjusting R_2 b/w these two extremes, SCR can be switched on somewhere b/w the commencement and peak of the +ve half cycle that is b/w 0° & 90°
 - * If the triggering voltage V_T is not large enough to trigger SCR at 90° , the device will not trigger on at all, because V_T has the maximum value at the peak of the i/p and decreases with fall in v_g .
 - * This operation is also referred as half-wave variable resistance phase control.
 - * It is an effective method of controlling the load power
 - * Diode 'D' is provided to protect the 'SCR' gate from the negative v_g that would otherwise be applied during the negative half cycle of the input.

————— xx —————

Operational Amplifiers And Applications

* The Operational Amplifier abbreviated as Op-Amp is the best known example of a general purpose linear integrated circuit.

* Op-Amp is a directly coupled multistage voltage amplifier with high gain. It has very high input impedance and very low output impedance.

* The significance of 'operational' is that the Op-Amp can perform mathematical operations such as summation, subtraction, differentiation, integration. These operations are important in analog computers.

* Op-Amp can also be used in signal amplification, wave forming, servocontrols impedance transformation, Active filters, oscillators, voltage regulators, Analog to digital and digital to analog converters.

Op-Amps are useful in communication equipment, instrumentation and data processing.

Circuit Symbol





fig: ICR symbol of Op-Amp

It has two input terminals marked as a & b. The terminal 'a' is called 'inverting input' terminal, and is labelled with '-' sign. The terminal is 'b' is known as 'Non-inverting input' terminal, and is labelled with '+' sign. It has one output terminal labelled as 'c' in the above figure.

Since the op-amp is an Active device, it requires a dc power supply for its operation. The power supply v/lgs which are usually balanced with respect to ground are applied to the terminals through $+V_{CC}$ & $-V_{EE}$.

The Op-Amp is also known as Differential Amplifier i.e. The output v/lg at terminal 'c' is proportional to the difference of the two signal voltages applied at the two input terminals

i.e. $V_o = A(V_2 - V_1)$



A is a constant of proportionality called voltage gain of the op-amp.

V_o = Output voltage

A = Voltage gain of the op-amp.

V_1 = Inverting i/p terminal voltage.

V_2 = Non-inverting i/p terminal voltage.

The most commonly used Op-Amp IC is IC741.
pin diagram of IC-741 is,





fig. pin-configuration of IC-741.

Op-Amp can be operated in two configurations.
1) Closed loop configuration
2) open loop configuration.

Open loop configuration




In open loop, there will be no feedback from o/p to i/p.

The o/p vlg is given

by, $V_o = A_{OL} (V_1 - V_2)$

A_{OL} is the open loop gain of the Op-Amp.

Closed Loop configuration




The closed loop configuration is as shown in fig. In this, some part of the output is fed back to the i/p through resistor.

- + If the feedback is connected to Inverting terminal then it is called Negative feedback.
- * If the feedback is connected to non-inverting terminal then it is called positive feedback.
- + Op-Amp is always used with negative feedback. The gain resulting with feedback is called closed loop gain of the Op-Amp.

Advantages of -ve feedback

- 1) It reduces the gain and makes it controllable.
- 2) It reduces the distortion
- 3) It increases the bandwidth
- 4) It increases the i/p resistance of the Op-Amp
- 5) It decreases the o/p resistance of the Op-Amp
- 6) It reduces the effects of temperature and power supply.

Block Diagram of Op-Amp



- Block diagram of Op-Amp consists of four stages
- 1) Input stage
 - 2) Intermediate high gain stage
 - 3) Buffer & Level shifting
 - 4) output stage

Input stage: The Op-Amp has two i/p terminals. Its o/p stage requires dual i/p terminals with high gain i/p impedance. These requirements are satisfied by the dual-i/p balanced o/p differential amplifier.

Its function is to amplify the difference b/w the two i/p signals. It provides high differential gain, high i/p impedance and low o/p impedance.

Intermediate High Gain Stage:

The overall gain requirement of an Op-Amp is very high, since the i/p stage alone cannot provide such a high gain. The main function of the intermediate stage is provides such a high gain. It consists of another differential amplifier with dual i/p unbalanced o/p.

practically the intermediate stage is a chain of cascaded amplifiers called as multistage amplifiers are used.

Buffer And level shifting:

In op-Amp, because of direct coupling the dc level rises from stage to stage. This increase in dc level tends to shift the operating point of the device used in the next stage. This in turn, limits the o/p voltage swing and may distort the output signal.

level shifting stage is used bring the dc level to ground potential.


Output stage: The o/p stage requires low o/p impedance, large voltage swing. This is satisfied by class B push pull emitter follower circuit.

Op-Amp Input Modes.


The Op-Amp can be operated in two different modes of input.

- 1) Differential input mode.
- 2) Common mode input.
- 3) Single ended input.

Single ended input: In this mode, the signal voltage is applied to one input and other input grounded as shown in fig below.




Differential Input: In this mode, 2 out of phase signal voltages are applied to the inputs of the op-amp. This type of operation is also called double ended input operation.



The output is obtained by apply superposition theorem i.e V_{o1} o/p due to the input V_{in1} only and V_{o2} o/p due to the input V_{in2} only. The total output will be equal to $V_o = V_{o1} + V_{o2}$.

Common mode input:

In this mode, 2 inphase signal voltages are applied to the input of the op-amp. i.e



output will be equal to zero since at both the input terminals the same vlg is applied.

Ideal Characteristics of an OP-Amp

1. Infinite Voltage Gain ($A_{OL} = \infty$): The open loop gain of the amplifier is very large i.e infinity
2. Infinite I/P Impedance: An ideal op-amp does not draw any current from the vlg source connected to its input terminals. Thus its i/p impedance is infinite i.e $Z_{in} = \infty$.
3. Zero output Impedance: The output voltage of an ideal op-amp is independent of the current drawn from it. This means op-amp has zero o/p impedance. i.e $Z_{out} = 0$.

4) Infinite Bandwidth: An ideal op-amp amplifies signals of any frequency with a constant gain. which implies that op-amp has infinite B.W
i.e. $B.W = \infty$.

5) Infinite CMRR [$CMRR = \infty$]
CMRR is defined as the ratio of the differential voltage gain to the common mode voltage gain.

$$i.e. \quad CMRR = \frac{A_d}{A_{cm}}$$

6) Infinite Slew rate: [$SR = \infty$].

An Ideal op-amp has infinite slew rate this implies that the op voltage changes simultaneously with the ip voltages.

7) The characteristics of an ideal op-amp do not change with temperature

8) Zero PSRR [$PSRR = 0$]:

The power supply rejection ratio of an ideal op-amp must be equal to zero.

9) Zero offset voltage:


The presence of small o/p v/lg when $V_1 = V_2 = 0$ is called an offset voltage.

For an ideal op-amp offset voltage is zero.

Practical Characteristics of Op-Amp.


- 1) Open loop voltage gain: It is the voltage gain of op-amp when no feedback is applied. practically its value is 2×10^5 .
- 2) Input impedance: It is typically greater than $1M\Omega$ but using FET [field effect transistor] for input stage it can be increased upto several $100M\Omega$.
- 3) Output impedance: It is typically few 100Ω with the help of negative feedback it can be reduced to very small value.
- 4) Bandwidth: The bandwidth of practical op-amp in open loop configuration is very small by applying feedback it can be increased to desired value. Its range is 1 to $100MHz$. Typically $1MHz$.
- 5) CMRR (Common mode Rejection Ratio): The ratio of differential gain to common mode gain is called CMRR. It is of the order of $90dB$.
- 6) Slew rate: Slew rate ensures that output changes simultaneously with change in input voltage. practical value is $0.5V/\mu sec$.
- 7) PSRR (Power supply Rejection Ratio): It is defined as the ratio of change in input offset v/g to change in power supply v/g keeping other supply constant. The practical value is $30\mu V/V$.

Circuit of an Ideal Op-Amp



Op-Amp Parameters

1) Offset voltage:



when both the i/p terminals are shorted and connected to ground, the output should be ideally zero. but practically there exist a small dc o/p

voltage known as o/p offset voltage

To make o/p offset voltage zero, a small voltage is required to be applied to one of the i/p terminals such a voltage makes the output V_0 exactly zero. This dc voltage, which makes o/p voltage zero is called i/p offset voltage.

For an ideal op-amp both i/p-offset V_{io} and the o/p-offset V_{op} must be zero i.e offset voltages should be zero.

2) Power Supply Rejection Ratio:

PSRR is defined as the ratio of change in input voltage due to change in supply voltage producing it, keeping the other power supply voltage constant.

* If V_{EE} is constant and due to change in V_{CC} there is change in offset voltage then PSRR is expressed as,

$$PSRR = \left. \frac{\Delta V_{ios}}{\Delta V_{CC}} \right|_{V_{EE} = \text{constant}}$$

* If V_{CC} is constant & due to change in V_{EE} there is change in offset voltage then PSRR is expressed as,

$$PSRR = \left. \frac{\Delta V_{ios}}{\Delta V_{EE}} \right|_{V_{CC} = \text{constant}}$$

3) CMRR [Common mode Rejection Ratio]

CMRR is defined as the ratio of the differential gain $[A_d]$ to the common mode gain $[A_{cm}]$.

$$CMRR = \frac{A_d}{A_{cm}}$$

CMRR is always expressed in Decibels

i.e $CMRR = 20 \log_{10} \frac{A_d}{A_{cm}}$

A). Slew rate:


Slew rate of an op-amp is defined as the maximum rate of change of its o/p v/lg w.r.t time & is expressed in volts per microsecond.

$$SR = \left. \frac{dV_o}{dt} \right|_{\max} \text{ V}/\mu\text{sec.}$$

for 741, $SR = 0.5 \text{ V}/\mu\text{sec.}$

Higher the slew rate better the performance of the op-amp. Slew rate indicates how fast the o/p of an op-amp can change in response to changes in the input. The slew rate of an op-amp is fixed and if the rate of o/p variation with respect to time is greater than the slew rate, distortion results.

⇒ Input bias current:



$$I_B = \frac{I_{b1} + I_{b2}}{2}$$

$$I_{i0} = |I_{b1} - I_{b2}|$$

It is defined as the average value of the individual current flowing into the inverting and non-inverting i/p terminals of the op-amp.

Input offset current is the difference b/w the two currents.

Applications of Op-Amps.


The Op-Amp has numerous applications considering some external resistors and capacitors. Few of the Op-Amp applications are as follows.

- | | |
|----------------------------|---------------------|
| 1) Inverting Amplifier | 5) Voltage follower |
| 2) Non-inverting Amplifier | 6) Integrator |
| 3) Summer (Adder) | 7) Differentiator |
| 4) Subtractor | 8) Comparator. |

Saturable Property of an Op-amp.


The open loop gain of an op-amp is very high while every op-amp has a property that its output can swing between two levels, decided by the supply voltage is $+V_{CC}$ and $-V_{EE}$. Thus, if output tries to raise more than $+V_{CC}$ or less than $-V_{EE}$ then it gets clipped and gets saturated at the level almost equal to $+V_{CC}$ and $-V_{EE}$ or $+V_{sat}$ and $-V_{sat}$ side respectively.

Once the op reaches the saturation level it does not increase further even if an input voltage is increased. The op-amp is then considered as saturated. This is known as saturable property of an op-amp.



The maximum output vlg op-amp & the saturation voltage level are about 90% of the supply levels. Thus for an op-amp of supply $\pm 12V$, the saturation voltage levels are 90% of $\pm 12V$ i.e. $\pm 10.8V$.

Concept of Virtual Ground.



The output of an op-amp is given by

$$V_o = A \cdot V_{in}$$

$$V_o = A [V_2 - V_1]$$

$$V_2 - V_1 = \frac{V_o}{A} \quad \left\{ \begin{array}{l} A = \text{Gain of the op-amp.} \end{array} \right.$$

For an ideal op-amp, open loop gain = ∞ .

$$\therefore V_2 - V_1 = \frac{V_o}{\infty} = 0.$$

$$\therefore \boxed{V_2 = V_1}$$

For a ideal op-amp the voltage gain and the input impedance are infinite therefore the current into the op-amp is zero. The virtual ground is defined as a node & junction that has zero voltage w.r.t ground but it is not physically grounded.

when a non-inverting terminal is grounded, $V_2 = 0$ and V_1 will be at ground potential without actually being grounded. Therefore the node 'G' is called virtual ground and it has zero voltage w.r.t ground.

Since, ideal op-amp has infinite input impedance and because of the concept of virtual ground all the input I_i will pass through feedback resistance R_F and the output voltage V_o is taken across the load resistance R_L .

Applications.

Inverting Amplifier:

Inverting Amplifier is a one in which there will be 180° phase shift between the input and output. It is an amplifier which provides a phase difference of 180° in o/p w.r.t i/p.




fig: Inverting amplifier.

The above figure shows the circuit of an inverting amplifier. The input V_{in} is applied to inverting

terminal through input resistance R_1 . Non-inverting terminal is grounded. R_f is a feedback resistance connected between the input and the output terminal.

Let I_1 be the current through the resistance R_1 and I_f be the current through the feedback resistance R_f . According to the virtual ground concept the voltage at node is zero i.e. $V_A = 0$. Due to the high i/p impedance of the op-amp I_1 will not enter the op-amp. So I_1 will flow through the feedback resistor R_f .

$$\therefore I_1 = I_f$$

$$\frac{V_{in} - V_A}{R_1} = \frac{V_A - V_o}{R_f}$$

or by applying KCL at node A. i.e. current entering the node = current leaving the node.

$$\frac{V_{in} - 0}{R_1} = \frac{0 - V_o}{R_f}$$

$$V_o = -\frac{R_f}{R_1} \cdot V_{in}$$

where $\frac{R_f}{R_1}$ = Gain of the amplifier.

The above equation shows that, the output of the inverting amplifier will be inverted version of the input. and V_o is R_f/R_1 times the input signal.

Non-inverting Amplifier

It is an amplifier in which the input signal and the output signals are having phase difference of zero. Both the input and output will be in phase with each other.




fig: Non-inverting Amplifier

The above figure shows the circuit for a non-inverting amplifier. The input is applied to the non-inverting terminal. Inverting terminal is grounded. R_f is the feedback resistance connected between inverting terminal and the output terminal of op-amp.

on applying KCL at node -A.

$$I_1 = I_f$$

By virtual ground concept, $V_A = V_{in}$.

$$\frac{0 - V_A}{R_1} = \frac{V_A - V_o}{R_f}$$

$$\frac{0 - V_{in}}{R_1} = \frac{V_{in} - V_o}{R_f}$$

$$\frac{V_o}{R_f} = V_{in} \left[\frac{1}{R_1} + \frac{1}{R_f} \right]$$

$$V_o = V_{in} \cdot R_f \left[\frac{1}{R_1} + \frac{1}{R_f} \right]$$

$$V_o = \left[1 + \frac{R_f}{R_1} \right] \cdot V_{in}$$

Expression for o/p of an Non-inverting amplifier

where $1 + \frac{R_f}{R_1}$ is the Gain of the amplifier. and the above equation shows that the output is in phase with the input.

Inverting Adder & Summer.




figure shows the ckt diagram of the Inverting adder. where V_o is the output voltage which is the sum

fig: Inverting Adder using op-amp.

of input voltages applied at the inverting input terminal

V_1 , V_2 & V_3 are the inputs applied through resistances R_1 , R_2 & R_3 respectively. The feedback resistance R_f is connected b/w the inverting and the output terminal. Non-inverting terminal is grounded. Since, input impedance of the op-amp is very high & infinite, no current flows through the op-amp.

Let I_1 , I_2 & I_3 are the current through R_1 , R_2 & R_3 respectively.

on applying KCL to the ch0

$$I_f = I_1 + I_2 + I_3.$$

$$\frac{0 - V_0}{R_f} = \frac{V_1 - 0}{R_1} + \frac{V_2 - 0}{R_2} + \frac{V_3 - 0}{R_3}$$

$$-\frac{V_0}{R_f} = \frac{V_1}{R_1} + \frac{V_2}{R_2} + \frac{V_3}{R_3}$$

$$V_0 = -R_f \left[\frac{V_1}{R_1} + \frac{V_2}{R_2} + \frac{V_3}{R_3} \right]$$

$$V_0 = - \left[\frac{R_f}{R_1} V_1 + \frac{R_f}{R_2} V_2 + \frac{R_f}{R_3} V_3 \right] \rightarrow \textcircled{1}$$

Let $R_1 = R_2 = R_3 = R_f = R$

$$V_0 = - \left[\frac{R}{R} V_1 + \frac{R}{R} V_2 + \frac{R}{R} V_3 \right]$$

$$V_0 = - [V_1 + V_2 + V_3] \rightarrow \textcircled{2}$$

if $R_1 = R_2 = R_3 = R$

$$V_0 = - \frac{R_f}{R} [V_1 + V_2 + V_3] \rightarrow \textcircled{3}$$

The above equations ① & ② & ③ shows that output voltage is the sum of all the input voltages.

Non-Inverting Adder

In non-inverting adder, the input voltage V_1 & V_2 are applied to a non-inverting terminal through resistors R_1 & R_2 respectively, and Inverting terminal is grounded. R_f is the feedback resistor connected b/w o/p terminal and inverting terminal.




fig: Non-inverting adder using op-Amp.

from the fig: $I_1 + I_2 = 0$ [\because due to high i/p impedance no current flows into op-Amp]

$$\frac{V_1 - V_B}{R_1} + \frac{V_2 - V_B}{R_2} = 0.$$

$$\frac{V_1}{R_1} - \frac{V_B}{R_1} + \frac{V_2}{R_2} - \frac{V_B}{R_2} = 0$$

$$\frac{V_1}{R_1} + \frac{V_2}{R_2} = V_B \left[\frac{1}{R_1} + \frac{1}{R_2} \right]$$

$$\frac{V_1 R_2 + V_2 R_1}{R_1 R_2} = V_B \left[\frac{R_2 + R_1}{R_1 R_2} \right]$$

$$V_B = \frac{V_1 R_2 + V_2 R_1}{R_1 + R_2} \rightarrow \textcircled{1}$$

At node A,

$$I_i = I_f$$

$$\frac{0 - V_A}{R_i} = \frac{V_A - V_o}{R_f}$$

$$-\frac{V_A}{R_i} = \frac{V_A}{R_f} - \frac{V_o}{R_f}$$

$$\frac{V_o}{R_f} = V_A \left[\frac{1}{R_i} + \frac{1}{R_f} \right]$$

$$\boxed{V_o = V_A \left[\frac{R_f}{R_i} + 1 \right]} \rightarrow \textcircled{2}$$

According to virtual ground concept, $V_A = V_B$.

\therefore eq-② becomes

$$V_o = V_B \left[\frac{R_f}{R_i} + 1 \right]$$

from eq-① we have $V_B = \frac{V_1 R_2 + V_2 R_1}{R_1 + R_2}$

$$\boxed{V_o = \left[\frac{V_1 R_2 + V_2 R_1}{R_1 + R_2} \right] \left[1 + \frac{R_f}{R_i} \right]}$$

Let $R_1 = R_2 = R_i = R_f = R$

$$\therefore V_o = \left[\frac{V_1 R + V_2 R}{R + R} \right] \left[1 + \frac{R}{R} \right]$$

$$= \left[\frac{V_1 + V_2}{2R} \right] \cdot R [1 + 1]$$

$$\boxed{V_o = V_1 + V_2} \rightarrow \text{This shows that the o/p is the sum of i/p's } V_1 \text{ \& } V_2$$

Subtractor [Difference Amplifier]

The circuit is designed using Op-Amp such that its output voltage is difference between two input voltages or subtraction of two input voltages is called Subtractor or Difference Amplifier.




fig: Subtractor or Difference Amplifier.


Figure shows the subtractor ckt. using op-amp. R_f is the feedback resistor connected b/w inverting terminal and output terminal of the op-amp.

To determine the output voltage of subtractor, the principle of superposition theorem is used.

Case 1) An input voltage V_1 is applied and $V_2 = 0$. i.e. grounding the non-inverting terminal then the respective output is V_{o1}


$$V_{o1} = \frac{-R_f}{R_1} \cdot V_1 \rightarrow \text{①}$$

The circuit is in inverting amplifier.



Case 2) when input terminal V_1 is grounded and i/p voltage is applied to V_2 on grounding inverting terminal and the respective output V_{O2} is,

$$V_{O2} = V_B \left[1 + \frac{R_f}{R_1} \right] \rightarrow (2)$$



The circuit is non-inverting amplifier.

By applying vlg divider rule, at node B,

$$V_B = \frac{V_2 \cdot R_3}{R_2 + R_3} \rightarrow (3)$$

On substituting (3) in (2).

$$V_{O2} = \frac{V_2 \cdot R_3}{R_2 + R_3} \left[1 + \frac{R_f}{R_1} \right]$$

Therefore, the total output voltage,

$$V_O = V_{O1} + V_{O2}$$

$$V_O = -\frac{R_f}{R_1} \cdot V_1 + \frac{V_2 \cdot R_3}{R_2 + R_3} \left[1 + \frac{R_f}{R_1} \right]$$

Let $R_1 = R_2 = R_3 = R_f = R$

$$V_O = -\frac{R}{R} \cdot V_1 + \frac{V_2 \cdot R}{R + R} \left[1 + \frac{R}{R} \right]$$

$$V_O = V_2 - V_1 \rightarrow \text{This expression shows that o/p}$$

is the difference b/w two input voltages

Integrator:

The circuit of an Integrator is as shown in figure below. The input voltage V_i is applied to an inverting terminal through resistance R . The non-inverting terminal is grounded. The o/p will be the integration of the i/p voltage.




fig: Integrator using op-Amp.

Capacitor C is connected b/w output terminal and inverting terminal. G is the virtual ground. Since input impedance of op-Amp is infinite, no current will flow through op-Amp. All the current flows through capacitor.

The input V_i charges the capacitor to a voltage V_o . Charge on the capacitor is given by.

$$q = CV.$$

$$q = C [V_G - V_o]$$

$$\boxed{q = -CV_o} \rightarrow \text{①} \quad [\because V_G = 0]$$

we know that,

$$q = \int_0^t i \cdot dt \rightarrow (2)$$

$$i = \frac{V_{in} - V_G}{R}$$

$$i = \frac{V_{in}}{R}$$

$$\therefore q = \int_0^t \frac{V_{in}}{R} \cdot dt \rightarrow (3)$$

$$q = \frac{1}{R} \int_0^t V_{in} \cdot dt \rightarrow (4)$$

Equating eq- (4) & (1)

$$-CV_0 = \frac{1}{R} \int_0^t V_{in} \cdot dt$$

$$V_0 = \frac{-1}{RC} \int_0^t V_{in} \cdot dt \rightarrow (5)$$

Eq- (5) shows that output is the integral of input. RC represents the time constant.

Integrator input	integrator o/p.
Square wave	Triangular wave
Step input	Ramp output
Sine wave	Cosine wave

Differentiator:

In a Differentiator circuit shown below, input voltage V_i is applied to inverting terminal through a capacitor C . The non-inverting terminal is grounded. R_f is the feedback resistor connected b/w the op terminal and inverting terminal. V_G is a virtual ground [$V_G = 0$]. Since input impedance of the op-amp is infinite, no current flows through it and all current flows through feedback resistor R_f .




fig: Differentiator using op-amp.

The charge on the capacitor is given by.

$$q = CV$$
$$= C[V_{in} - V_G]$$

$$q = CV_{in}$$

$$\therefore V_{in} = \frac{q}{C} \rightarrow \text{①}$$

differentiating eq-① w.r.t t

$$\frac{dV_{in}}{dt} = \frac{1}{C} \frac{dq}{dt}$$

$$C \cdot \frac{dv_{in}}{dt} = \frac{dq}{dt} \rightarrow \textcircled{2}$$

W = k · T

$$q = \int_0^t i \cdot dt \Rightarrow \frac{dq}{dt} = i$$

from the ckt,

$$i = \bar{I}_f$$

$$I_f = \frac{V_G - V_o}{R}$$

$$i = \frac{-V_o}{R}$$

$$\frac{dq}{dt} = \frac{-V_o}{R} \rightarrow \textcircled{3}$$

Equating eq - ③ & ②

$$C \cdot \frac{dv_{in}}{dt} = -\frac{V_o}{R}$$

$$\boxed{V_o = -RC \frac{dv_{in}}{dt}} \rightarrow \textcircled{4}$$

The above equation represents that output of differentiator circuit is the differentiation of the input.

Comparators:

Op-Amps are often used as comparators to compare the amplitude of one voltage with another. In this application, the Op-Amp is used in open loop configuration (i.e no feedback) with input voltage on one input and the reference

Voltage on the other.

Consider the ckt, shown in fig below with input Voltage V_{in}




fig: comparator ckt.




fig: i/p & o/p.

$$V_2 = V_{in} \text{ \& \ } V_1 = 0.$$

when $V_{in} > V_1$ i.e $V_{in} > 0$ $V_o = V_{sat} = +V_{cc}$

when $V_{in} < V_1$ i.e $V_{in} < 0$ $V_o = -V_{sat} = -V_{ee}$

The above circuit is also called zero-crossing Detector

Formulae.

1) $CMRR = \frac{|A_d|}{|A_{cm}|}$

$$CMRR \text{ in dB} = 20 \log \frac{A_d}{A_{cm}}$$

2) Gain of Non-inverting Amplifier

$$A_f = 1 + \frac{R_f}{R_1}$$

3) Gain of Inverting, $A_f = -\frac{R_f}{R_1}$

4) Inverting Summer, $V_o = -\left[\frac{R_f}{R_1} V_1 + \frac{R_f}{R_2} V_2 + \frac{R_f}{R_3} V_3 \right]$

8) Non-inverting Adder.

$$V_o = V_B \left[1 + \frac{R_f}{R_1} \right]$$

$$V_B \left[\frac{1}{R_1} + \frac{1}{R_2} + \frac{1}{R_3} \right] = \left[\frac{V_1}{R_1} + \frac{V_2}{R_2} + \frac{V_3}{R_3} \right]$$

9) Integrator :

$$V_o = -\frac{1}{R} \int V_{in} dt$$

10) Differentiator :

$$V_o = -RC \frac{dV_{in}}{dt}$$

11) Input offset current.

$$I_{io} = |I_{b1} - I_{b2}|$$

12) Input bias current

$$I_B = \frac{I_{b1} + I_{b2}}{2}$$

Problems:

1. If the base current for the transistor of a differential amplifier is 8 μA and 12 μA. Determine a) Input bias current b) Input offset current.

Given: $I_{b1} = 8 \mu A$ $I_{b2} = 12 \mu A$.

$$I_B = \frac{I_{b1} + I_{b2}}{2} = \frac{(8 + 12) \times 10^{-6}}{2} = 10 \mu A.$$

$$\text{Input offset current} = |I_{b1} - I_{b2}| = |8 - 12|$$

$$\boxed{I_{io} = 4 \mu A}$$

2) For a practical op-amp, while input bias current is 60 nA and input offset current 20 nA . Calculate the value of two input bias current.

Given:

$$I_B = 60\text{ nA}$$

$$I_{b1} = I_{b2} = 20\text{ nA} \rightarrow \textcircled{1}$$

$$I_B = \frac{I_{b1} + I_{b2}}{2}$$

$$60\text{ nA} = \frac{I_{b1} + I_{b2}}{2}$$

$$\therefore I_{b1} + I_{b2} = 120\text{ nA} \rightarrow \textcircled{2}$$

Solving eq-① & ②

$$2I_{b1} = 140\text{ nA}$$

$$I_{b1} = 70\text{ nA}$$

$$-2I_{b2} = -100\text{ nA}$$

$$I_{b2} = 50\text{ nA}$$

3) Determine the input bias current and input offset current to an op-amp if the current into non-inverting & inverting terminals are $8.3\text{ }\mu\text{A}$ & $7.9\text{ }\mu\text{A}$ respectively.

Soln: Given: $I_{b1} = 7.9\text{ }\mu\text{A}$ $I_{b2} = 8.3\text{ }\mu\text{A}$.

$$I_B = \frac{I_{b1} + I_{b2}}{2} = \frac{(7.9 + 8.3)\text{ }\mu\text{A}}{2}$$

$$I_B = 8.1\text{ }\mu\text{A}$$

$$I_{io} = |I_{b1} - I_{b2}|$$

$$= |7.9 - 8.3|$$

$$I_{io} = 0.4\text{ }\mu\text{A}$$

4) A certain op-amp has a differential vlg gain of 1,00,000 and common-mode gain of 0.25. Determine the CMRR and express it in decibels.

Given: $A_d = 100000$ $A_{cm} = 0.25$

$$CMRR = \frac{A_d}{A_{cm}} = \frac{100000}{0.25} = 4,00,000$$

$$CMRR = 20 \log_{10} \frac{A_d}{A_{cm}}$$

$$CMRR = 112.04 \text{ dB}$$

5) An op-amp has a differential vlg gain of 2500 and a CMRR of 30000

- a) Determine the common mode gain
- b) Express the CMRR in dB.

Soln: Given: $A_d = 2500$, $CMRR = 30000$

$$a) \quad CMRR = \frac{A_d}{A_{cm}}$$

$$A_{cm} = \frac{A_d}{CMRR} = \frac{2500}{30000}$$

$$A_{cm} = 0.083$$

$$b) \quad CMRR \text{ in decibels} = 20 \log_{10} (30000)$$

$$= 89.54 \text{ dB.}$$

6) When a pulse is applied to an op-amp the o/p vlg change from -8V to +7V in 0.75 μs. what is

the slew rate?

$$\text{slew rate} = \left. \frac{dv_o}{dt} \right|_{\max}$$
$$= \frac{7 - (-8)}{0.75}$$

$$\boxed{S.R = 20V/\mu s}$$

⇒ How long does it take the o/p vlg of an op-amp to go from $-10V$ to $+10V$, if the slew rate is $0.5V/\mu s$

Given: $S.R = 0.5V/\mu s$, $dv_o = +10 - (-10) = 20$.

$$\text{slew rate} = \left. \frac{dv_o}{dt} \right|_{\max}$$

$$dt = \frac{10 - (-10)}{0.5}$$

$$\boxed{dt = 40\mu s}$$

8) Below shows the o/p vlg v_o of an op-amp in response to a step i/p. what is the S.R.


Given: from the fig.

$$dv_o = +12 - (-12V)$$
$$= 24V$$

$$dt = 15\mu s$$


$$S.R = \left. \frac{dv_o}{dt} \right|_{\max} = \frac{\text{difference in o/p vlg}}{\text{difference in time}}$$

$$S.R = \frac{24}{15\mu s} = 1.6V/\mu s$$



9) Given op-amp circuit shown in fig. determine the value of R_f required to obtain a closed loop vlg gain of -50.

Soln: The circuit is inverting amplifier



$$\therefore V_o = -\frac{R_f}{R_1} \cdot V_{in}$$

$$\text{Gain} = -\frac{R_f}{R_1}$$

$$\text{gain} = -50 \text{ dB}$$

$$R_f = -(-50) \times 2.2 \text{ K}$$

$$\boxed{R_f = 110 \text{ K}\Omega}$$


10) For the inverting amplifier shown in fig. Calculate the values of A_f & R_{in} .

$$V_o = -\frac{R_f}{R_1} \cdot V_{in}$$

$$\text{Gain} = -\frac{R_f}{R_1}$$

$$= \frac{4.7 \text{ K}}{470 \Omega}$$

$$\text{Gain} = A_f = -10$$



11) For the circuit of inverting amplifier $R_f = 100 \text{ K}\Omega$, $R_1 = 10 \text{ K}\Omega$, and $V_{in} = 1 \text{ V}$. Calculate.

1) closed loop gain, A_v

2) o/p vlg, V_o


3) Input current I_{in}

4) Feedback current I_f

Soln: 1) $\text{Gain} = A_v = -\frac{R_f}{R_1} = -\frac{100 \text{ K}}{10 \text{ K}} = -10$

2) o/p vlg $V_o = A_f \cdot V_{in}$
 $= -10 \times 1V$

$V_o = -10V$



3) Input current $I_{in} = \frac{V_{in} - V_1}{R_1}$

$I_{in} = \frac{V_{in}}{R_1}$

$= \frac{1}{10 \times 10^3} = 0.1 \text{ mA}$


↳ feedback current, $I_f = i_{in} = 0.1 \text{ mA}$

12) For the inverting amplifier shown in fig. determine A_f , V_o , i_{in} , i_f and i_L .

$A_f = -\frac{R_f}{R_1}$
 $= -\frac{10K}{1K} = -10$

$V_o = -\frac{R_f}{R_1} \times V_{in}$
 $= -\frac{10K}{1K} \times 1mV$

$V_o = -10mV$



$i_{in} = \frac{V_{in} - V_2}{R_1}$
 $= \frac{1mV}{1 \times 10^3}$

$i_{in} = 1 \mu A$

$i_f = \frac{V_2 - V_o}{R_f}$ & $i_f = i_{in} = 1 \mu A$

load current $i_L = \frac{-V_o}{R_L} = \frac{-10}{2.2 \times 10^3}$

$i_L = -4.55 \text{ mA}$

13). Determine the gain of the amplifier shown in fig (18)


Soln:

$$V_o = \left[1 + \frac{R_f}{R_i} \right] V_{in}$$


$$A = 1 + \frac{R_f}{R_i}$$

$$= 1 + \frac{100K}{4.7K}$$

$$A = 22.3$$



14). For the Cascade amplifier shown in fig. determine the o/p vlg.



Soln: $A_1 = \text{Gain of the 1st stage} = 1 + \frac{R_f}{R_i} = 1 + \frac{10K}{1K} = 11$

$A_2 = \text{Gain of the 2nd stage} = -\frac{R_f}{R_i} = -\frac{2.2K}{1K}$

$\therefore \text{Gain of the overall circuit} = -2.2$

$$A_f = A_1 \cdot A_2$$

$$= 11 \cdot (-2.2) = -24.2$$

$\therefore \text{output vlg} = V_o = A_f \cdot V_{in}$

$$= (-24.2) (10 \times 10^{-3})$$

$$V_o = -242 \text{ mV}$$

16). Calculate the o/p vlg of a three inverting summing amplifier given: $R_1 = 200k$, $R_2 = 250k$, $R_3 = 500k$, $R_f = 1M$, $V_1 = -2V$, $V_2 = -1V$, $V_3 = 3V$

Soln: Given: $R_1 = 200k\Omega$ $V_1 = -2V$
 $R_2 = 250k\Omega$ $V_2 = -1V$ $R_f = 1M$
 $R_3 = 500k\Omega$ $V_3 = 3V$


O/p of The Inverting Amplifier

$$V_o = - \left[\frac{R_f}{R_1} V_1 + \frac{R_f}{R_2} V_2 + \frac{R_f}{R_3} V_3 \right]$$

$$= - \left[\frac{1 \times 10^6}{200 \times 10^3} (-2V) + \frac{1 \times 10^6}{250 \times 10^3} (-1V) + \frac{1 \times 10^6}{500 \times 10^3} (3V) \right]$$

$$= - [-10 - 4 + 6]$$

$$V_o = 8V$$



17). Design an adder circuit using op-amp to obtain an o/p voltage of $V_o = [2V_1 + 3V_2 + 5V_3]$, where V_1 & V_2 & V_3 are input voltage. Draw the circuit diagram.

Soln: $V_o = 2V_1 + 3V_2 + 5V_3 \rightarrow \textcircled{1}$

The o/p expression for adder ckt is


$$V_o = - \left[\frac{R_f}{R_1} V_1 + \frac{R_f}{R_2} V_2 + \frac{R_f}{R_3} V_3 \right] \rightarrow \textcircled{2}$$

Comparing $\textcircled{1}$ & $\textcircled{2}$

$$\frac{R_f}{R_1} = 2$$

$$\frac{R_f}{R_2} = 3$$

$$\frac{R_f}{R_3} = 5$$



Let $R_f = 10K\Omega$.

$$R_1 = \frac{10K}{2} = 5K$$

$$R_3 = \frac{10K}{5}$$

$$R_2 = \frac{10K}{3} = 3.33K$$


$$R_3 = 2K$$

18) Design an adder circuit using op-amp to obtain an o/p V_0 of $V_0 = 2[0.1V_1 + 0.5V_2 + 2V_3]$ where V_1, V_2 & V_3 are input voltages. Draw the circuit diagram.

Soln:

$$V_0 = 2[0.1V_1 + 0.5V_2 + 2V_3]$$

$$V_0 = 0.2V_1 + V_2 + 4V_3$$



inverting

Let us design a \uparrow summer with $V_0 = -[0.2V_1 + V_2 + 4V_3]$.
then use amplifier with unity gain.

$$V_0 = [0.2V_1 + V_2 + 4V_3] = - \left[\frac{R_f}{R_1} V_1 + \frac{R_f}{R_2} V_2 + \frac{R_f}{R_3} V_3 \right]$$

$$\frac{R_f}{R_1} = 0.2$$

$$\frac{R_f}{R_2} = 1$$

$$\frac{R_f}{R_3} = 4$$

Let $R_f = 10K$.

$$\therefore R_1 = 50K$$

$$R_2 = 10K$$


$$R_3 = 2.5K\Omega$$

for the second stage we will use inverting amplifier with unity gain to convert $-[0.2V_1 + V_2 + 4V_3]$ to $[0.2V_1 + V_2 + 4V_3]$.

$$\therefore \frac{R_f'}{R_i'} = 1 \Rightarrow \underline{R_f' = R_i' = 10K}$$

19) An inverting amplifier has load resistance of $50K\Omega$ connected to its o/p. If $V_i = 1V$. find load current, o/p v/g and i/p current if $R_f = 200K\Omega$ $R_i = 20K\Omega$.

Given: $R_L = 50K\Omega$, $V_i = 1V$
 $R_f = 200K\Omega$



$$V_o = -\frac{R_f}{R_i} \times V_{in}$$

$$= -\frac{200K}{20K} \cdot 1V = -10V.$$

$$\text{I/p current} = I_i = \frac{V_i}{R_i}$$

$$I_L = \frac{V_o}{R_L}$$

$$= \frac{-10V}{50K}$$

$$\Rightarrow \boxed{I_L = -0.2mA}$$

$$= \frac{1}{20 \times 10^3}$$

$$\boxed{I_i = 50\mu A}$$

20) A sinusoidal with peak value of $6mV$ and $2KHz$ frequency is applied to the i/p of an ideal op-amp integrator with $R_i = 100K\Omega$ and $C_i = 1\mu F$. Find the o/p v/g.

Given $R_f = 100\text{K}\Omega$, $f = 2\text{KHz}$, $C = 1\mu\text{F}$ (20)

$$V_m = 6\text{mV} = 6 \times 10^{-3}\text{V} \quad \omega = 2\pi f = 2\pi \times 2 \times 10^3$$
$$V_{in} = 6 \times 10^{-3} \sin(4\pi \times 10^3 t) \quad = 4\pi \times 10^3 \text{ rad/s}$$

Soln: The o/p vlg of the integrator is given by

$$V_o = \frac{-1}{R_f C} \int_0^t V_{in} \cdot dt$$
$$= \frac{-1}{100 \times 10^3 \times 1 \times 10^{-6}} \int_0^t 6 \times 10^{-3} \sin(4\pi \times 10^3 t) dt$$
$$= \frac{-6 \times 10^{-3}}{100 \times 10^3 \times 1 \times 10^{-6}} \int_0^t \sin(4\pi \times 10^3 t) dt$$
$$= -0.06 \int_0^t \sin(4\pi \times 10^3 t) dt$$

w.k.t

$$\int \sin a\theta = \frac{-\cos a\theta}{a}$$
$$= -0.06 \left[\frac{-\cos(4\pi \times 10^3 t)}{4\pi \times 10^3} \right]_0^t$$
$$= \frac{-0.06}{4\pi \times 10^3} \left[-\cos(4\pi \times 10^3 t) - \cos(0) \right]$$

$$V_o = 4.77 \times 10^{-6} \left[\cos(4\pi \times 10^3 t) - 1 \right]$$

Q1) In a basic differentiator circuit, the input is a sine wave with peak to peak amplitude of 3V at 200Hz. Determine the o/p vlg. Given time constant $R_f C_1 = 0.15 \text{ msec}$.

Given: $R_f C_1 = 0.15 \text{ msec}$, $f = 200 \text{ Hz}$.

$$\omega = 2\pi f = 2\pi \times 200 = 400 \text{ rad/sec}$$

$$V_{in} = 1.5 \sin 400 t \quad [\because V_{in} = V_m \sin \omega t]$$

$$V_m = 1.5 \text{ V}$$

$$V_o = -R_f C_1 \frac{dV_{in}}{dt}$$

$$= -0.15 \times 10^{-3} \times \frac{d[1.5 \sin 400 t]}{dt}$$

$$= -0.15 \times 10^{-3} \times 1.5 \times 400 \cos 400 t$$

$$\therefore \text{o/p vlg} = V_o = -0.283 \cos 400 t \text{ V}$$

BJT Applications, Feedback Amplifiers and Oscillators

BJT as an Amplifier

Amplification: It is the process of increasing & raising the strength of the weak signals.

Generally BJT can be used as current amplifier.

i.e. $\beta = \frac{I_C}{I_B} \rightarrow$ Current Amplification factor [DC]

And we also have $I_E = I_C + I_B$

This allows BJTs to be used as amplifiers & switches, giving them wide applicability of it in electronic equipment including computers, televisions, mobile phones, audio amplifiers, industrial control and radio transmissions.

BJTs can be used for both analog and digital circuits & Both in AC and DC circuits.

A transistor is a current controlled device. i.e. the collector current is equal to the base current multiplied by the current gain β . The base current is very small compared to collector and emitter current

i.e. $I_E = I_C + I_B \Rightarrow I_C = I_E [\because I_B \ll I_C]$




fig: Basic transistor Amplifier.

Note:

Regions of Operation of Transistor.

I_1 [Emitter-Base]	I_2 [Collector-Base]	Region of Operation	Application
1) Forward Bias	Reverse Bias	Active Region.	Amplifier.
2) Forward Bias	Forward Bias	Saturation region	Switch-[ON] [closed ckt].
3) Reverse Bias	Reverse Bias	cut-off region	Switch-[OFF] [open ckt]
4) Reverse Bias	Forward Bias	Inverted	Switching emitter & collector

To operate BJT as an Amplifier it has to be connected in Active region. As shown in above figure, the Base emitter junction is forward biased and collector base junction

is reverse biased, by applying V_{BB} and V_{CC} . (2)

An ac voltage V_{in} to be amplified is superimposed on the dc bias voltage V_{BB} with the base resistor R_B in series as shown in fig (1). The dc bias V_{CC} is connected to the collector through collector resistor R_C .

The ac input voltage V_{in} produces an ac base current which results in a much larger ac voltage across R_C which is amplified and inverted version of ac input voltage as shown in fig (2).

[i/p & o/p waveforms].

AC Equivalent circuit.




fig (2): AC equivalent circuit.

The AC equivalent circuit can be represented by making dc bias sources equal to zero.

i.e. $V_{BB} = 0$ & $V_{CC} = 0$.

The ac equivalent circuit is as shown in fig - (2).

The forward biased base emitter junction exhibits a very low resistance to the ac signal V_{in} . This internal ac emitter resistance is designated as $r_{e'}$.

From the figure (1) the ac emitter current is

$$I_e \approx I_c = \frac{V_b}{r_e'} \rightarrow (1)$$

The ac collector voltage is,

$$V_c = I_c R_c \approx I_e R_c \rightarrow (2)$$

By applying KVL to the base emitter junction we have,

$$V_b = V_{in} - I_b R_B \rightarrow (3)$$

Let us consider V_b and V_c as transistor ac input and the ac output voltage respectively. The voltage gain i.e. the ratio of V_c to V_b is given by,

$$A_v = \frac{V_c}{V_b}$$

from eq (1) & eq (2).

$$A_v = \frac{I_e R_c}{I_e r_e'}$$

$$\therefore A_v = \frac{R_c}{r_e'}$$

$$\Rightarrow \frac{V_c}{V_b} = \frac{R_c}{r_e'}$$

Since $R_c \gg r_e'$, the output voltage is always greater than the input voltage. i.e. output voltage V_c is amplified version of V_b .

The current gain is given by,

$$A_i = \frac{I_c}{I_b} = \beta$$

Since $I_c \gg I_b$, A_i is large. ③

The power gain A_p is defined as the product of the voltage gain A_v and the current gain A_i .

i.e. power gain = $A_p = A_v \cdot A_i$

BJT as a SWITCH. [Switching operation of a Transistor]

The major application of BJT is switch. When BJT is used as an electronic switch, it is operated alternatively in cut-off and saturation regions.

The fig ③-① & fig ③-② illustrates the basic operation of BJT as a switching device.




fig ③-①: cut-off region. [open switch].




fig ③-②: Saturation region [closed switch].

In fig ③-① the transistor is in cut off region because the base emitter junction is not forward biased. i.e. by applying $V_{in} = 0$ or $V_{in} < 0.7V$.

In cut off region, ideally there is a open between collector and the emitter as shown in fig ③-a which is represented by open switch.

In fig ③-b, the transistor is in saturation region, because the base emitter is forward biased and the collector base is forward biased. i.e by applying $V_{in} \geq 0.7$.

In saturation region, the transistor is 'Fully-ON'. Maximum collector current flows through the transistor. Transistor operates as a "closed switch", since transistor offers a least resistance as shown in fig. ③-b.

Conditions in Cutoff: When a transistor is in the cut off region base-emitter junction is not forward biased.

Neglecting leakage current, all of the currents are zero. i.e $I_B = 0$ thus $I_C = 0$ and V_{CE} is equal to V_{CC} .

$$\text{i.e } \boxed{V_{CE} = V_{CC}}$$

Conditions in Saturation:

When the base-emitter junction is forward biased and there is sufficient base current to produce a maximum collector current, the transistor gets saturated. The collector saturation current is given by

$$\boxed{I_C(\text{sat}) = \frac{V_{CC} - V_{CE}(\text{sat})}{R_C}}$$

Since, $V_{CE}(\text{sat})$ is very small compared to V_{CC} . It can be neglected. Hence, the minimum value of base current needed to produce saturation is,

$$I_{B(\min)} = \frac{I_{C(\text{sat})}}{\beta_{dc}}$$

(4)

Normally, I_B should be considerably greater than $I_{B(\min)}$ such that the transistor is saturated.

TRANSISTOR TO SWITCH ON/OFF the LED.

The figure (4) shown below is transistor switch to turn ON/OFF an LED.




fig (4): Transistor Switch to ON/OFF LED.

As we know to operate the transistor as a switch i.e both ON & OFF simultaneously. It has to be operated simultaneously in cut-off region and saturation region, by varying the input at Base terminal.

Let input is a square wave as shown. In fig above. When the square wave is at 0V, the transistor is in cut-off and there is no collector current. So the LED does not emit light will be in OFF state.

When the square wave goes to high level, the transistor saturates. This forward biases the LED and

the resulting current through the LED causes it to emit light. i.e. ON state.

Thus, we have a blinking LED that is ON when V_{in} is high and OFF when $V_{in}=0$.

Note:

Relay: It is an electromagnetic switch. It is used in applications to turn ON and OFF a ckt by a low power signal or when several circuits must be controlled by a one signal.

The below fig shows the basic circuit diagram of Relay.




fig: Relay ckt.

The Main parts of Relay: 1) Electromagnet 2) Movable Armature 3) Switch point contacts 4) Spring.

Working: when the control switch is turned 'ON' [closed] current starts flowing through a coil. it generates magnetic field that attracts the armature and the load circuit is closed.


1) This is 'NO' relay [Normally open] - i.e. contact is open when relay is not energized.

2) 'NC' Relay - [Normally closed] - i.e. contact is closed


when the relay is not energised.

Types of Relay:


1) Single pole Single throw [SPST].




2) Single pole Double throw [SPDT].



3) Double pole Single throw [DPST].



4) Double pole Double throw [DPDT].



Applications

- 1) The Railway routing and signaling.
- 2) Can work like remote, to make a big electronic equipment work.
- 3) Industrial applications, to operate motors and other devices.

TRANSISTOR TO SWITCH ON/OFF a LAMP in a Power Circuit using a Relay.

The fig-5 shows the transistor to switch ON/OFF a lamp in a power circuit using a relay.




Fig 5: Transistor to switch ON/OFF a lamp in a power circuit using a relay.

It is also possible to control the relay operation using a transistor as a switch in control circuit of the relay, with a small circuit arrangement of a transistor able to energise the coil of the relay so that external load [bulb] connected to it is controlled.

In the circuit shown above, the input applied at the base causes to drive the transistor into saturation region, which further results the circuit becomes short circuit. So the relay coil gets energised and relay contacts gets operated, which in turn, switch ONs the 240 AC Bulb.


In Inductive loads, sudden removal of power can keep a high potential across the coil. This high voltage can cause considerable damage to the rest of the circuit. Therefore, we have to use the diode in parallel with inductive load to protect the circuit from induced voltages of the inductive load.

Problems:

1) Determine the voltage gain and the AC o/p vlg for the circuit shown in fig. Consider value of $r_{e'} = 50\Omega$ and $R_C = 2K\Omega$.

Soln: Given: $r_{e'} = 50\Omega$, $V_B = 200mV$
 $R_C = 2K\Omega$

$$A_v = \frac{R_C}{r_{e'}} = \frac{2K}{50} = 40.$$



The output voltage is given by.


$$V_{out} = A_v \cdot V_b \\ = (40) \cdot (200mV).$$

$$\boxed{V_{out} = 8V}$$

2) Determine the value of the R_C for the circuit shown in fig. If the voltage gain is 50 & $r_{e'} = 50\Omega$.

Soln: Given: $A_v = 50$, $r_{e'} = 50\Omega$
 $V_B = 250mV$

$$A_v = \frac{R_C}{r_{e'}}$$



$$50 = \frac{R_C}{50\Omega} \Rightarrow \underline{R_C = 2500\Omega \text{ or } 2.5K\Omega}$$

3) A transistor amplifier has a voltage gain of 50. What is the output vlg when the input voltage is 100mV?

Soln: $A_v = 50$

$V_o = ?$

$V_i = 100mV.$

$$A_v = \frac{V_o}{V_i}$$

$$V_o = A_v \cdot V_i$$

$$= 50(100) \times 10^{-3} = 5V.$$

④ To achieve an output of 10V with an input of 300mV, what voltage gain is required.

Soln: Given: $V_b = 300\text{mV} = V_{in}$
 $V_c = 10\text{V} = V_{out}$

∴ Required voltage gain is


$$A_v = \frac{V_{out}}{V_{in}} = \frac{V_c}{V_b} = \frac{10\text{V}}{300\text{mV}}$$

$$A_v = 33.33$$

→ Determine the voltage gain and the ac o/p voltage for fig shown below. Assume $r_{e'} = 50\Omega$

Soln:

$$\text{Voltage gain, } A_v = \frac{R_c}{r_{e'}} \\ = \frac{1 \times 10^3}{50\Omega} = 20$$



$$\text{Output voltage, } V_{out} = A_v \cdot V_b \\ = 20 (50 \times 10^{-3}) = 1\text{V}$$

6) A 50mV signal is applied to the base of a properly biased transistor with $r_{e'} = 20\Omega$ and $R_c = 620\Omega$. Determine the output voltage.

Soln: Given: $V_b = 50\text{mV}$
 $r_{e'} = 20\Omega$
 $R_c = 620\Omega$

$$\text{Voltage gain, } A_v = \frac{R_c}{r_{e'}} = \frac{620}{20} = 31$$

$$\text{output voltage, } V_{out} = A_v \cdot V_b \\ = 31 (50 \times 10^{-3}) \\ = 1.55\text{V}$$

7) \Rightarrow A change of $20\mu\text{A}$ in base current results in a change of 2.5mA in collector current. Calculate the current gain

Soln: Given: $I_b = 20\mu\text{A}$ \therefore current gain $A_i = \frac{I_c}{I_b} = \frac{2.5 \times 10^{-3}}{20 \times 10^{-6}}$
 $I_c = 2.5\text{mA}$

$A_i = 125$

8) If the voltage gain in certain Amplifier is 110 and the current is 12.5. Calculate the power gain.

Soln: Given: $A_v = 110$, $A_i = 12.5$

\therefore power Gain, $A_p = A_i \times A_v = 110 \times 12.5 = 1375$.

9) An Amplifier has an input signal of 0.25V and draws 1mA from the source. It delivers 8V to a load at 10mA . Determine the voltage, current and power gains.

Soln: Given $V_b = 0.25\text{V}$ $I_b = 1\text{mA}$
 $V_c = 8\text{V}$ $I_c = 10\text{mA}$

Voltage gain, $A_v = \frac{V_{out}}{V_{in}} = \frac{V_c}{V_b} = \frac{8}{0.25} = 32$

current gain, $A_i = \frac{I_c}{I_b} = \frac{10 \times 10^{-3}}{1 \times 10^{-3}} = 10$

\therefore power gain, $A_p = A_v \cdot A_i = 32 \times 10 = 320$.

10) In the circuit shown in fig below,

i) What is V_{CE} when $V_{in} = 0\text{V}$?

ii) what minimum value of I_B is required to keep


the BJT in saturation? Given $\beta_{dc} = 200$

iii) Calculate the maximum value of R_B when $V_{in} = 5V$.

Soln: Given: $V_{CC} = 10V$.

$$R_C = 1K$$

$$\beta_{dc} = 200$$



i) when $V_{in} = 0$, the transistor is in cut-off region.

$$\therefore V_{CE} = V_{CC} = 10V$$

ii) Neglecting $V_{CE(sat)}$ i.e. $V_{CE(sat)} = 0$.

$$\begin{aligned} I_C(sat) &= \frac{V_{CC} - V_{CE(sat)}}{R_C} \\ &= \frac{10 - 0}{1 \times 10^3} \end{aligned}$$

$$\boxed{I_C(sat) = 10 \text{ mA}}$$

$$I_B(\text{min}) = \frac{I_C(sat)}{\beta} = \frac{10 \times 10^{-3}}{200} = 50 \mu\text{A}$$

This is the minimum value of I_B required to keep the transistor in saturation.

iii) when the input $V_{in} = 5V$,

voltage across the base resistor R_B , $V_{RB} = V_{in} - V_{BE}$


$$\therefore V_{RB} = 4.3V$$

\therefore The maximum value of R_B required is

$$R_B(\text{max}) = \frac{V_{RB}}{I_B(\text{min})} = \frac{4.3}{50 \mu}$$

$$\boxed{R_B(\text{max}) = 86K\Omega}$$

11). What is the minimum value of I_B required to saturate the transistor in fig shown below. if $\beta_{dc} = 125$ and $V_{CE(sat)} = 0.2V$. Also find the maximum value of R_B required when $V_{in} = 8V$.



Soln: Given: $V_{CC} = 10V$, $R_C = 1k$, $\beta_{dc} = 125$.

$$V_{CE(sat)} = 0.2V$$

$$I_C(sat) = \frac{V_{CC} - V_{CE(sat)}}{R_C} = \frac{10 - 0.2}{1 \times 10^3}$$

$$I_C(sat) = 9.8mA$$

$$I_B(min) = \frac{I_C(sat)}{\beta_{dc}} = \frac{9.8 \times 10^{-3}}{125}$$

$$I_B(min) = 78.4 \mu A$$

$$\text{Voltage across } R_B = V_{RB} = V_{in} - V_{BE} = 8V - 0.7$$

$$V_{RB} = 7.3V$$

$$R_B(max) = \frac{V_{RB}}{I_B(min)} = \frac{7.3}{78.4 \times 10^{-6}}$$

$$R_B(max) = 93.11k\Omega$$

12) In the circuit shown in fig below,


i) what is the value of I_B necessary to produce saturation.

ii) what minimum value of V_{in} is necessary for saturation? Assume $V_{CE(sat)} = 0V$.

Soln: Given: $V_{CC} = 5V$ $R_C = 10K$

$$\beta_{dc} = 150$$

$$R_B = 1M$$



Assuming $V_{CE(sat)} = 0V$.

$$I_C(sat) = \frac{V_{CC}}{R_C} = \frac{5}{10K} = 500 \mu A = 0.5 mA$$

i) \therefore minimum I_B required.

$$I_B(min) = \frac{I_C(sat)}{\beta_{dc}} = \frac{500 \mu A}{150} = 3.33 \mu A$$

$$ii) I_B = \frac{V_{in} - V_{BE}}{R_B}$$

$I_B(min)$ when V_{in} is minimum.


$$\therefore I_B(min) = \frac{V_{in(min)} - V_{BE}}{R_B}$$

$$V_{in(min)} = I_B(min) R_B + V_{BE}$$

$$= (3.33 \mu) (1M) + 0.7$$

$$\boxed{V_{in(min)} = 4.03V}$$

13) The LED used in fig as shown below requires 30mA to emit a sufficient level of light. Determine the amplitude of the square wave input voltage necessary to make sure that the transistor saturates. Use double the $I_B(min)$ to ensure saturation. Assume $V_{CE(sat)} = 0.3V$.



Solo: $I_C(\text{sat}) = \frac{V_{CC} - V_{CE(\text{sat})}}{R_C} = \frac{9 - 0.3}{270} = 32.2 \text{ mA} (> 30 \text{ mA})$

$\therefore I_B(\text{min}) = \frac{I_C(\text{sat})}{\beta_{DC}} = \frac{32.2 \text{ mA}}{50} = 644 \mu\text{A}$

To ensure saturation use double the value of $I_B(\text{min})$.

$\therefore I_B = 2 \times 644 \mu\text{A} = 1288 \mu\text{A}$

$I_B = \frac{V_{in} - V_{BE}}{R_B}$

$I_B(\text{min}) = \frac{V_{in}(\text{min}) - V_{BE}}{R_B}$

$V_{in}(\text{min}) = I_B R_B + V_{BE}$

$= 1288 \mu (3.3 \text{ K}) + 0.7 = 4.96 \text{ V}$

\therefore the amplitude of the square wave input v_{ig} must be at least 4.96V.

(14) For the ckt shown in fig. below, $V_{in} = 0 \text{ V}$.

a) Find the value of V_{CE} when $V_{in} = 0 \text{ V}$.

b) If $\beta_{DC} = 220$ with negligible $V_{CE(\text{sat})}$. Determine the minimum value I_B required to saturate the transistor


c) Find the $R_B(\text{max})$ when $V_{in} = 6 \text{ V}$.

Solo: Given $R_C = 1.2 \text{ K}\Omega$.

$V_{CC} = 12 \text{ V}$

a) when $V_{in} = 0$, $V_{CE} = V_{CC} = 12 \text{ V}$.

b) $\beta_{DC} = 220$, $V_{CE(\text{sat})} = 0$



$$\therefore I_C(\text{sat}) = \frac{V_{CC} - V_{CE(\text{sat})} - 1.2 - 0}{R_C} = 10 \text{ mA}$$

$$I_B(\text{min}) = \frac{I_C(\text{sat})}{\beta_{DC}} = \frac{10 \times 10^{-3}}{220} = 45.45 \mu\text{A}$$

∴ Let us consider $V_{BE} = 0.7 \text{ V}$, we have $V_{in} = 6 \text{ V}$.
on applying KVL to the i/p side.

$$V_{in} - V_{RB} - V_{BE} = 0$$

$$V_{RB} = 6 - 0.7 = 5.3 \text{ V}$$

$$R_B(\text{Max}) = \frac{V_{in}(\text{min}) - V_{BE}}{I_B(\text{min})}$$

$$= \frac{6 - 0.7}{45.45 \times 10^{-6}}$$

$$R_B = 116 \text{ K}\Omega$$

15) For the circuit shown in fig below. LED requires 34 mA to emit light. Determine the value of i/p voltage required to saturate transistor. To ensure saturation use twice the value of $I_B(\text{min})$. Consider $V_{CC} = 9 \text{ V}$, $V_{CE(\text{sat})} = 0.4 \text{ V}$, $R_C = 200 \Omega$, $R_B = 3 \text{ K}\Omega$, $\beta_{DC} = 45$, $V_{LED} = 1.4 \text{ V}$.


Soln: Given:

$$V_{CC} = 9 \text{ V}, V_{CE(\text{sat})} = 0.4 \text{ V}$$

$$R_C = 200 \Omega, R_B = 3 \text{ K}\Omega$$

$$I_C(\text{sat}) = \frac{V_{CC} - V_{CE(\text{sat})} - V_{LED}}{R_C} = \frac{9 - 0.4 - 1.4}{200}$$

$$I_C(\text{sat}) = 36 \text{ mA}$$



$$I_{B(\min)} = \frac{I_C(\text{sat})}{\beta_{dc}} = \frac{36 \times 10^{-3}}{45} = 800 \mu\text{A}$$

To saturate transistor consider twice the value of

$$I_{B(\min)} \text{, i.e. } I_B = 2 I_{B(\min)} = 2 \times 800 \mu\text{A} \\ = 1.6 \text{ mA}$$

$$V_{in} = I_B R_B + V_{BE} \\ = 1.6 \times 10^{-3} \times 3 \times 10^3 + 0.7 \\ = 4.8 + 0.7$$


$$V_{in} = 5.5 \text{ V}$$

⑥ In the circuit shown in fig below, LED requires 30mA to emit a sufficient level of light. Therefore the collector current should be approximately 30mA. For the following circuit values determine the amplitude of the square wave input voltage necessary to make sure that the transistor saturates. Use double the minimum value of base current as a safety margin to ensure saturation.

$V_{CC} = 9\text{V}$, $V_{CE(\text{sat})} = 0.3\text{V}$, $R_C = 220\Omega$, $R_B = 3.3\text{k}\Omega$, $\beta_{dc} = 50$ and $V_{LED} = 1.6\text{V}$.

Soln:

Given: $V_{CC} = 9\text{V}$, $R_C = 220\Omega$, $R_B = 3.3\text{k}\Omega$, $\beta_{dc} = 50$, $V_{LED} = 1.6\text{V}$



$$I_{C(\text{sat})} = \frac{V_{CC} - V_{LED} - V_{CE(\text{sat})}}{R_C} = \frac{9 - 1.6 - 0.3}{220}$$

$$I_{C(\text{sat})} = 32.3 \text{ mA}$$

$$I_B(\text{min}) = \frac{I_C(\text{sat})}{\beta_{DC}} = \frac{32.3 \times 10^{-3}}{50} = 646 \mu\text{A}$$

To ensure saturation, use twice the value of $I_B(\text{min})$ which is 1.29 mA

$$I_B = \frac{V_{RB}}{R_B} = \frac{V_{in} - V_{BE}}{R_B}$$

$$\begin{aligned} V_{in} &= I_B R_B + V_{BE} \\ &= (1.29 \times 10^{-3}) (3.3 \times 10^3) + 0.7 \end{aligned}$$

$$\boxed{V_{in} = 4.96 \text{ V}}$$

FEEDBACK AMPLIFIERS

Feedback Amplifiers are the Amplifiers in which some portion of the output is fed back to the input along with the source input.

The purpose of the Amplifier is to amplify the input signal without changing any of its any characteristics except the amplitude.

The performance of an amplifier can be improved by using feedback also which connects the output to the input of the amplifier.

A simple block diagram a feedback amplifier is shown in fig below.

- V_{in} → source ip
- V_i → ip to Amplifier
- V_o → output.
- V_f → feedback signal.




fig: block diagram of feedback Amplifier.

The input signal V_{in} is applied to a mixer network in which it is combined with feed signal V_f . The difference of these signals is the V_i , i/p to the amplifier. A portion of the amplifier o/p is connected to the i/p side through a feedback n/w (β).


The feedback is very important because, it can allow us to change certain important characteristics of the amplifier in a desired manner.

There are two types Feedback connections.

- 1) Positive Feedback
- 2) Negative Feedback.

Negative Feedback: If the feedback signal is in opposite phase w.r.t the source input then it is called as Negative feedback.

In the negative feedback, the feedback signal will be subtracted from the source signal. i.e $V_i = V_s - V_f$



The negative feedback reduces the overall gain of the amplifier since the i/p signal is the difference b/w the two signals.

Although negative feedback results in reduced overall gain. A number of properties & advantages can be

obtained from Negative-feedback. Negative-feedback is the most commonly used feedback connection in Amplifiers. It is also called inverse-feedback & degenerative feedback.

Positive feedback: It is the type of feedback connection in which feedback signal is added along with source input. & If the feedback signal is in phase with input source signal then it is called positive feedback.


i.e. $V_i = V_s + V_f$

Though positive feedback increases the overall gain of the amplifier. It is not used in the amplifiers, because +ve feedback causes distortion and instability in amplifiers.

+ve feedback amplifiers increases the gain & overall power of the o/p signal and hence used in Oscillators. It is also called direct feedback & Regenerative feedback.

Properties of Negative Feedback

- 1) Reduces the Gain
- 2) Desensitizes the Gain
- 3) Reduces the Non-linear distortion
- 4) Reduces the effect of Noise
- 5) Controls the input and output resistance.
- 6) Extended Bandwidth of the Amplifier.



Advantages of Negative feedback.

Although negative feedback results in reduced gain, it has many advantages.

- 1) Low output resistance of a voltage amplifier can be further lowered
- 2) High input resistance of a voltage amplifier can be increased
- 3) There is a improvement in linearity of operation of the feedback amplifier compared with that of the amplifier without feedback
- 4) The transfer gain A_f of amplifier with feedback can be stabilized against variation of h & hybrid π parameters of the transistor
- 5) Use of negative feedback improves frequency response of the amplifier i.e increases the Bandwidth.

Principle of Negative feedback Amplifier

Consider a block diagram of a negative feedback amplifier shown in fig.




fig: block diagram of -ve feedback Amplifier.

- Where,
- V_s = Source input
 - V_i = input to the Amplifier
 - β = Gain of the feedback n/w
 - A = Gain of the basic amplifier
 - V_o = o/p of the Amplifier.

The Gain of the basic amplifier & open loop gain of the amplifier is, $A = \frac{V_o}{V_i} \rightarrow \textcircled{1}$

The overall gain of the amplifier & closed loop gain of the amplifier is, $A_f = \frac{V_o}{V_s} \rightarrow \textcircled{2}$

from $\textcircled{1}$ $V_o = A \cdot V_i \rightarrow \textcircled{3}$.

we have, $V_i = V_s - V_f. \rightarrow \textcircled{4}$.

For the feedback n/w.

$$\beta = \frac{V_f}{V_o} \rightarrow \textcircled{5}$$

$$\Rightarrow V_f = \beta \cdot V_o. \rightarrow \textcircled{6}$$

Substituting eq- $\textcircled{6}$ in $\textcircled{3}$

$$V_o = A[V_s - V_f]$$

$$V_o = A \cdot V_s - A V_f.$$

from eq- $\textcircled{6}$

$$V_o = A \cdot V_s - A \cdot \beta V_o.$$

$$V_o + A\beta V_o = A \cdot V_s$$

$$V_o[1 + A\beta] = A \cdot V_s$$

$$\boxed{\frac{V_o}{V_s} = \frac{A}{1 + A\beta}}$$

\therefore The overall gain of the amplifier with feedback

is $\boxed{A_f = \frac{V_o}{V_s} = \frac{A}{1 + A\beta} \rightarrow \textcircled{7}}$


The Negative feedback reduces the gain by a factor $(1+A\beta)$.

Types of Negative Feedback.

There are 4 types of negative feedback topologies. Both voltage and current can be fed back to the i/p either in series or parallel. They are,

- 1) voltage-series feedback
- 2) current-series feedback
- 3) voltage-shunt feedback
- 4) current-shunt feedback.


1) voltage series feedback Amplifier



$$\uparrow Z_{if} = Z_i (1+A\beta) \quad Z_{of} = \frac{Z_o}{(1+A\beta)} \downarrow$$

Also called series-shunt connection or voltage-voltage Amplifier in which both i/p and o/p are voltages.

2) Current-current Amplifier / current shunt feedback



It is also called voltage shunt feedback & shunt-shunt connection. (13)

Voltage Series Feedback Amplifier.




fig: Block diagram of voltage series feedback Amplifier

The above fig shows the block diagram of voltage series feedback amplifier. Here the voltage is sampled at the output and fed back in series with input. It is a voltage amplifier.

i) Gain: voltage gain without feedback, $A = \frac{V_o}{V_i}$

voltage gain with feedback, $A_f = \frac{V_o}{V_s}$

Feedback factor, $\beta = \frac{V_f}{V_o}$

$$\begin{aligned} V_o &= A \cdot V_i \\ &= A (V_s - V_f) \\ &= A (V_s - \beta V_o) \end{aligned}$$

$$V_o (1 + A\beta) = AV_s$$

$$\therefore \frac{V_o}{V_s} = \frac{A}{1 + A\beta} = A_f \Rightarrow \text{voltage gain with feedback.}$$

The voltage gain of the amplifier with feedback reduces by a factor of $(1+A\beta)$.

$$\text{if } A\beta \gg 1 \text{ then } A_f = \frac{1}{\beta}$$

It shows that, the gain of the amplifier with feedback is independent of amplifier gain A . It means that any variation in A does not appear in A_f i.e. negative feedback provides high gain stability.

ii) Input Resistance:

Let the input resistance without feedback = Z_i
and the input resistance with feedback = Z_{if}

In voltage series feedback amplifier, the output of the feedback network is connected in series with the i/p of amplifier. Therefore Z_{if} is greater than Z_i .

$$\boxed{Z_{if} = Z_i (1+A\beta)}$$

iii) Output Resistance:

Let the output resistance of amplifier without feedback = Z_o and

the output resistance of amplifier with feedback = Z_{of}

In voltage series feedback amplifier the i/p of the feedback network is connected in parallel to the o/p of the amplifier. As a result Z_{of} is smaller than Z_o and is given by

$$\boxed{Z_{of} = \frac{Z_o}{1+A\beta}}$$

iv) Gain & Bandwidth

Negative feedback reduces the overall gain of the amplifier.

As the gain-bandwidth product of an amplifier is constant the bandwidth increases with feedback.




fig: Effect of negative feedback on Gain & B.W.

The frequency response of the amplifier with feedback and without feedback is as shown in fig. above.

Bandwidth without feedback, $B.W = f_2 - f_1 \approx f_2$ [∵ $f_2 \gg f_1$]

Bandwidth with feedback, $B.W_f = f_{2f} - f_{1f} \approx f_{2f}$ [∵ $f_{2f} \gg f_{1f}$]

A_0 is the midband gain without feedback

A_{of} is the midband gain with feedback.

At higher frequency, amplifier acts as low pass filter

Gain of the amplifier without feedback,

$$A = \frac{A_0}{1 + j\left(\frac{\omega}{\omega_2}\right)}$$

Gain of the amplifier with feedback

$$A_f = \frac{A_{of}}{1 + j\left(\frac{\omega}{\omega_{2f}}\right)}$$

The Gain Bandwidth product is constant for with feedback and without feedback

$$\therefore \boxed{A_0 f_2 \approx A_{of} f_{2f}}$$

Gain stability with Feedback.

Due to the factors like operating point, temperature etc. The transfer gain of amplifier is not constant. This drawback of stability in amplifier can be decreased using negative feedback.

$$A_f = \frac{A}{1+A\beta} \quad \left. \begin{array}{l} \text{Overall gain of the amplifier} \\ \text{with feedback.} \end{array} \right\}$$

differentiating on both sides w.r.t A.

$$\frac{dA_f}{dA} = \frac{(1+A\beta) \cdot 1 - \beta A}{(1+A\beta)^2} = \frac{1}{(1+A\beta)^2}$$

$$\frac{dA_f}{dA} = \frac{A_f}{A(1+A\beta)} \quad \left[\because \frac{A_f}{A} = (1+A\beta) \right]$$

$$\boxed{\frac{dA_f}{A_f} = \frac{1}{(1+A\beta)} \left[\frac{dA}{A} \right]}$$

$$\text{If } A\beta \gg 1 \quad \frac{dA_f}{A_f} = \frac{1}{\beta A} \left[\frac{dA}{A} \right]$$

The above equation represents relative change $\frac{dA_f}{A_f}$ in the overall gain of the amplifier is reduced by a factor βA in the relative change $\frac{dA}{A}$ in the basic amplifier.

where,

$\frac{dA_f}{A_f}$ = fractional change in amplification with feedback

$\frac{dA}{A}$ = fractional change in amplification without feedback.

Problems:

1) Calculate the gain of the negative feedback amplifier having $A=2000$. If the feedback factor is 20%.

Soln: Given: $A=2000$, $\beta=20\% = 0.2$, $A_f=?$

$$A_f = \frac{A}{1+A\beta}$$

$$= \frac{2000}{1+(2000)(0.2)} = 4.98$$

2) An Amplifier without feedback has voltage gain of 2000. If the voltage gain changes by 20% due to variation in temperature, find the change in gain of the feedback amplifier. Given that $\beta=0.1$

Soln: Given: $A=2000$, $\beta=0.1$. $\therefore \frac{dA}{A} = 20\% = 0.2$.

we have,

$$\frac{dA_f}{A_f} = \frac{1}{A\beta+1} \left[\frac{dA}{A} \right]$$

$$= \frac{1}{1+(2000)(0.1)} [0.2]$$

$$\frac{dA_f}{A_f} = 0.000995$$

$$\therefore \frac{dA_f}{A_f} = 0.0995\%$$

3) An Amplifier has a bandwidth of 200KHz and voltage gain of 1000

i) what will be the new band width and the gain if 5% of negative feedback is employed.

ii) what is the gain Bandwidth product with and without

feedback.

iii) What must be the feedback factor required for the bandwidth to be 1 MHz.

Soln: Given: $A = 1000$. $B.W = 200 \text{ kHz}$.

$$i) \beta = 5 \cdot 1 = 0.05$$

$$A_f = \frac{A}{1 + A\beta} = \frac{1000}{1 + (1000)(0.05)} = \frac{1000}{51}$$

$$A_f = 19.6$$

$$\begin{aligned} \text{Bandwidth with feedback: } (B.W)_f &= B.W (1 + A\beta) \\ &= 200 \text{ K} [1 + 50] \\ &= 10.2 \text{ MHz.} \end{aligned}$$

or

$$(B.W)_f \cdot A_f = (B.W) \cdot A.$$

$$(B.W)_f = \frac{(B.W) \cdot A}{A_f} = 10.2 \text{ MHz.}$$

ii) Gain Bandwidth product.

$$\begin{aligned} \text{with feedback} &= (B.W)_f \cdot A_f = (10.2 \times 10^6) (19.6) \\ &= 199.9 \approx 200 \text{ MHz.} \end{aligned}$$

$$\text{without feedback} = (B.W) \cdot A = [200] [1000] = 200 \text{ MHz.}$$

iii) Given: $(B.W)_f = 1 \text{ MHz}$.

$$(B.W)_f = (1 + A\beta) B.W.$$

$$1 \times 10^6 = [1 + 1000\beta] [200 \times 10^3]$$

$$\beta = 0.004 = 0.4\%$$

4) A feedback amplifier consists of 2 amplifiers connected in series each having voltage gain of 100

i) what should be the feedback factor to have an

overall gain of 100?

ii) If the gain of each amplifier reduces to 50 due to parameter variations, what is the change in the overall gain?

Soln: i) Two amplifiers are connected in series.

∴ Gain without feedback, $A = 100 \times 100 = 10^4$.

The overall gain required = Gain with feedback = $A_f = 100$.

$$\therefore A_f = \frac{A}{1 + A\beta}$$
$$100 = \frac{10^4}{1 + 10^4 \cdot \beta}$$

∴ $\beta = 0.0099 \Rightarrow \therefore \beta = 0.99\%$

ii) The gain of each amplifier reduces to 50.

∴ Gain without feedback: $A = 50 \times 50 = 2500$

∴ New overall gain,

$$A_f = \frac{A}{1 + A\beta}$$
$$= \frac{2500}{1 + (2500)(0.0099)}$$

$A_f = 97.09$

∴ Change in the overall gain = $100 - 97.09$
 $= 2.91$ or 2.91%

5) Given that gain without feedback $A = 10^5$ and with feedback $A_f = 50$ and $\beta = 0.01999$. If the change in the gain without feedback is 10^4 , find the percentage change in gain with feedback.

Soln: Given: $A = 10^5$, $A_f = 50$ and $\beta = 0.01999$

Change in gain without feedback $dA = 10^4$.

$$\begin{aligned}\therefore \% \text{ change in gain without feedback} &= \frac{dA}{A} \times 100 \\ &= \frac{10^4}{10^5} \times 100 \\ &= 10\% = 0.1.\end{aligned}$$

$$\frac{dA_f}{A_f} = \frac{1}{1+A\beta} \left[\frac{dA}{A} \right]$$

$$\frac{dA_f}{A_f} = \frac{1}{1+(10^5)(0.01999)} [0.1]$$

$$\frac{dA_f}{A_f} = 5 \times 10^{-5}$$

$$\therefore \frac{dA_f}{A_f} = 5 \times 10^{-5} \times 100 = 0.005\%$$

6y. The gain factors in a feedback system are $A = 5 \times 10^5$ and $A_f = 100$. The parameter A_f must not change more than $\pm 0.001\%$ due to change in A . What is the maximum allowable variation in A .

Soln: Given: $A = 5 \times 10^5$, $A_f = 100$, $\therefore \frac{dA_f}{A_f} = 0.001\%$

$$A_f = \frac{A}{1+A\beta}$$

$$100 = \frac{5 \times 10^5}{1+(5 \times 10^5)\beta}$$

$$\beta = 0.009998 \quad \therefore \beta = 0.9998\%$$

$$\frac{dA_f}{A_f} = \frac{1}{1+A\beta} \left[\frac{dA}{A} \right]$$

$$0.001 = \frac{1}{1 + (0.00998)(10^5)} \left[\frac{dA}{A} \right]$$

$$\Rightarrow \frac{dA}{A} = 5\%$$

\therefore Allowable % change in A is $\pm 5\%$

Ex. An Amplifier with open loop gain $A = 1000 \pm 150$ is available. There is a necessity of an amplifier whose voltage gain varies by no more than $\pm 0.15\%$.

find β of the feedback also used

\Rightarrow Gain with feedback.

Soln: Given: $A = 1000 \pm 150$, $\frac{dA_f}{A_f} = 0.15\%$, $\frac{dA}{A} = \frac{150}{1000} = 0.15$

$$\Rightarrow \frac{dA_f}{A_f} = \frac{1}{1 + \beta A} \left[\frac{dA}{A} \right] \quad \therefore \frac{dA}{A} = 15\%$$

$$[0.15\%] = \frac{1}{1 + \beta A} [15\%]$$

$$\therefore 1 + \beta A = 100$$

$$\boxed{\beta = 9.9\%}$$

\Rightarrow The Gain with feedback is given by,

$$A_f = \frac{A}{1 + \beta A}$$

$$= \frac{1000}{1 + (0.099)(1000)}$$

$$\boxed{A_f = 10}$$

⑧ An Amplifier has a high frequency response described as $A = \frac{A_0}{1+j(\omega/\omega_0)}$, where $A_0 = 1000$,

$\omega_0 = 10^4$ rad/s. Find the feedback (negative) factor β , which will raise the upper corner frequency (ω_2) to 10^5 rad/s. What is the corresponding overall gain of the amplifier? Find also the gain-bandwidth product in each case.

Soln: Given, $A_0 = 1000$, $\omega_0 = 10^4$ rad/s, $\omega_{2f} = 10^5$ rad/s.

from Gain Bandwidth product,

$$A \cdot (B \cdot \omega) = A_f \cdot (B \cdot \omega)_{2f}$$

$$A \cdot \omega_0 = A_f \cdot \omega_{2f}$$

$$A_f = \frac{A \cdot \omega_{2f}}{\omega_0} = \frac{1000 \times 10^5}{10^4}$$

$$\boxed{A_f = 100}$$

Gain Bandwidth product without

feedback

$$= A \cdot (B \cdot \omega)$$

$$= 1000 \times 10^4$$

$$= 10^7$$

Gain Bandwidth product with

feedback

$$= A_f \cdot (B \cdot \omega)_f$$

$$= 100 \times 10^5$$

$$= 10^7$$

OSCILLATORS.

Oscillators are defined as an electronic circuit which essentially produces a signal output waveform even without input signal excitation.

② Oscillator is an electronic circuit which converts d.c. to a.c. oscillations.

Applications:

1) To generate sinusoidal signals which are used in radio and TV broadcast.

2) To generate square wave which are used as a clock signals in computation, mobile phones and other digital systems.

3) In signal generators, which are used in laboratories to test the ckt.

4) In the communication system to generate the carrier signals.

Classification of oscillators:

Oscillators can be classified based on various criteria

a) Based on operating principle

i) Feedback oscillators

ii) Negative resistance effect oscillators.

b) Based on type of output waveforms

i) Sinusoidal oscillators or harmonic oscillators.

ii) Non-sinusoidal oscillators or Relaxation oscillators.

c) Based on feedback ckt employed

i) RC oscillators

ii) LC oscillators.

OSCILLATORS.

Oscillators are defined as an electronic circuit which essentially produces a signal output waveform even without input signal excitation.

② Oscillator is an electronic circuit which converts d.c. to a.c. oscillations.

Applications:

1) To generate sinusoidal signals which are used in radio and TV broadcast.

2) To generate square wave which are used as a clock signals in computation, mobile phones and other digital systems.

3) In signal generators, which are used in laboratories to test the chks.

4) In the communication system to generate the carrier signals.

Classification of oscillators:

Oscillators can be classified based on various criteria

a) Based on operating principle

i) Feedback oscillators

ii) Negative resistance effect oscillators.

b) Based on type of output waveforms

i) Sinusoidal oscillators or harmonic oscillators.

ii) Non-sinusoidal oscillators or Relaxation oscillators.

c) Based on feedback chkt employed

i) RC oscillators

ii) LC oscillators.

dy Based on frequency of the generated signals.


- i) Audio frequency (AF) oscillators (A few Hz to 20 kHz).
- ii) Radio frequency (RF) oscillators (20 kHz to 30 MHz).
- iii) Very high frequency (VHF) oscillators (30 MHz - 300 MHz).
- iv) Ultra high frequency (UHF) oscillators (300 MHz - 3 GHz).
- v) Microwave oscillators.

Concept of Feedback:

Feedback is used to improve the performance of a device and to make it more ideal.

Positive feedback is used in case of oscillators i.e. the feed signal is in phase in the source input signal. Positive feedback results into oscillations and hence used in electronic circuits.

Consider the oscillator ckt. shown in fig. with Amplifier gain 'A' & feedback factor β .



Then $A = \frac{V_o}{V_i}$ → loop gain of the amplifier. fig: Concept of feedback

The closed loop gain of the circuit & gain with feedback is given by, A_f .

$$A_f = \frac{V_o}{V_s}$$

V_f is added to the input of the amplifier.

$$\therefore V_i = V_s + V_f$$

$$\text{and from } \beta = \frac{V_f}{V_o} \Rightarrow V_f = \beta V_o$$

$$V_i = V_s + \beta V_o$$

$$V_s = V_i - \beta V_o$$

$$A_f = \frac{V_o}{V_s} = \frac{V_o}{V_i - \beta V_o}$$

Dividing the numerator & denominator by V_i in the above equation.

$$A_f = \frac{V_o/V_i}{V_i/V_i - \beta V_o/V_i}$$

$$A_f = \frac{A}{1 - A\beta}$$

The above equation shows that gain with feedback increases as the amount of positive feedback increases.

Barkhausen Criterion




fig: Amplifier with the feedback.

Consider a Basic Inverting Amplifier with an open loop gain A , feedback n/w attenuation factor or feedback factor $\beta < 1$ as shown in figure above.

The Basic amplifier is inverting it produces phase shift of 180° b/w i/p & o/p. as the feedback

must be positive, opp of the feedback n/w must be in phase with V_s . Hence n/w uses a phase shift of 180° while feeding back V_f from o/p to i/p. This ensures +ve feedback.

From the above figure,

$$V_o = AV_i \rightarrow \textcircled{1}$$

$$V_f = \beta \cdot V_o \rightarrow \textcircled{2}$$

Substitute eq $\textcircled{1}$ in $\textcircled{2}$.

$$V_f = \beta \cdot AV_i.$$

$$\boxed{V_f = A\beta \cdot V_i}$$

When $|A\beta| = 1$ then $\boxed{V_f = V_i} \Rightarrow V_s = 0$.

and total phase shift around loop is 360° .

The above two are the required conditions to make the circuit to work as oscillator. And these conditions are called as Barkhausen Criterion for Oscillations.

Statement: It states that,

- 1) The total phase shift around a loop, as signal proceeds from i/p through amplifier, feedback n/w back n/w to i/p again completing a loop is precisely 0° or 360°
- 2) Magnitude of the product of open loop gain of amplifier (A) and magnitude of feedback factor β is unity i.e. $|A\beta| = 1$

* When $|A\beta| > 1$,

The total phase shift is 360° or 0° and $|A\beta| > 1$. Then oscillation are of growing type.




fig: Growing type of oscillations.

* When $|A\beta| = 1$.




fig: Sustained oscillations.

Oscillations with constant frequency and amplitude are called Sustained oscillations.

* When $|A\beta| < 1$.

The total phase shift is 0° or 360° , $|A\beta| < 1$ then the oscillations are of decaying type.




fig: Decaying oscillations.

Note: In practical oscillators, it is not necessary to supply an input signal V_{in} to start oscillations. Instead, oscillations are self-starting and begin as soon as dc power is applied. What makes this possible is thermally produced noise in the resistors and

other components. But only one frequency component f_0 of the noise satisfies Barkhausen criterion and the circuit oscillates with that particular frequency.

i.e. feedback n/w is a frequency selector circuit. This initially feedback voltage is amplified and continuously reinforced resulting in buildup of the oscillations depending on the loop gain and the feedback factor of the circuit.

Thus, all practical oscillators have,

- 1) An amplifier consisting an active device.
- 2) A frequency selective feedback n/w to determine the frequency of oscillation.

Phase Shift Oscillator

>14 The figure below shows the block diagram of phase shift oscillator.




Fig: Block diagram of Basic Phase Shift Oscillator.

This oscillator can be constructed by using Op-Amp and transistor also. with same feedback n/w. This is also called RC-phase shift oscillator. The circuit consists of an amplifier and a feedback n/w consisting

of resistors and capacitors arranged in ladder fashion. Hence such an oscillator is also called ladder type RC phase shift oscillator.




fig: phase shift oscillator using op-amp.




fig: phase shift oscillator using transistor.

Each of the RC sections in the feedback loop can provide a maximum phase shift of 60°. Oscillations occur at the frequency for which the total phase shift through the 3 RC sections is 180°. The op-amp is inverting provides 180° to meet the requirement for oscillation of 360° or (0°) phase shift around the loop.

For 3 equal RC sections, the attenuation is

$$\beta = \frac{1}{29} = \frac{V_f}{V_o}$$

To meet the conditions for oscillations i.e Barkhausen's criterion

$$|A\beta| = 1 \quad \therefore |A| = 29.$$

\therefore The voltage gain of the amplifier must be 29.

$$\text{i.e. } -\frac{R_f}{R_1} = 29.$$

$$\boxed{R_f = 29R_1}$$

for sustained oscillation.

The frequency of the oscillations is given by.


$$f_0 = \frac{1}{2\pi RC\sqrt{2N}} \quad N \rightarrow \underline{\underline{\text{no}}}$$
 of RC sections.

Since we are using three RC sections.

$$\boxed{f_0 = \frac{1}{2\pi RC\sqrt{6}}}$$

Wein Bridge Oscillator

The figure below shows the op-amp based wein bridge oscillator. In order to have more stability and flexibility in changing the frequency wein bridge oscillator is used.



The feedback network comprises of a wein bridge circuit. The op amp is used in non-inverting configuration. Oscillation occurs at the frequency for which the phase shift through the wein bridge is 0. because amplifier is in non-inverting mode.

The figure wein bridge oscillator using op-amp can be drawn as shown in figure below.




fig: wein bridge oscillator using op-amp.

Derivation for frequency of oscillations for wein bridge.





fig: feedback network of wein bridge oscillator.

Let us consider feedback network of the wein bridge oscillator as shown in fig. which consists of 2RC sections.

One RC network is connected in series. and other RC network is connected in parallel. Let us consider the impedance of series RC network as Z_1 and impedance of the parallel RC network as Z_2 .

The Series RC network represents high pass filter and parallel RC network represents low pass filter with low impedance. These both together forms a notch filter.

The frequency response of notch filter is as shown below.



The f_0 is called the Resonant frequency. As already said the feedback network should provide 0° phase shift. The frequency at which the feedback network providing 0° phase shift is called Resonant frequency or frequency of oscillation.

From the circuit diagram,

$$V_{out} = \frac{Z_2}{Z_1 + Z_2} \cdot V_{in}$$

$$\Rightarrow \frac{V_{out}}{V_{in}} = \frac{Z_2}{Z_1 + Z_2} \quad \text{--- (1)}$$

$$Z_2 = R_2 \parallel X_{C_2}$$

$$\text{where } X_{C_2} = \frac{1}{j\omega C_2}$$

$$Z_2 = R_2 \parallel \frac{1}{j\omega C_2}$$

$$Z_2 = \frac{R_2 \cdot \frac{1}{j\omega C_2}}{R_2 + \frac{1}{j\omega C_2}}$$

$$Z_2 = \frac{R_2}{1 + j\omega R_2 C_2} \quad \text{--- (2)}$$

$$Z_1 = R_1 + X_{C_1}$$

$$= R_1 + \frac{1}{j\omega C_1}$$

$$Z_1 = \frac{j\omega R_1 C_1 + 1}{j\omega C_1} \quad \text{--- (3)}$$

Substitute the value of Z_1 & Z_2 in eq - (1).

$$\begin{aligned} \therefore \frac{V_{out}}{V_{in}} &= \frac{\frac{R_2}{1+j\omega R_2 C_2}}{\frac{j\omega R_1 C_1 + 1}{j\omega C_1} + \frac{R_2}{1+j\omega R_2 C_2}} \\ &= \frac{R_2}{1+j\omega R_2 C_2} \times \frac{(j\omega C_1)(1+j\omega R_2 C_2)}{(j\omega R_1 C_1 + 1)(1+j\omega R_2 C_2) + R_2 j\omega C_1} \\ &= \frac{j\omega R_2 C_1}{j\omega R_1 C_1 + 1 - \omega^2 R_1 C_1 R_2 C_2 + R_2 j\omega C_1 + j\omega R_2 C_2} \end{aligned}$$

$$\beta = \frac{V_{out}}{V_{in}} = \frac{j\omega R_2 C_1}{(1 - \omega^2 R_1 C_1 R_2 C_2) + j\omega [R_1 C_1 + R_2 C_1 + R_2 C_2]}$$

To find the Resonant frequency, equate

$$1 - \omega^2 R_1 C_1 R_2 C_2 = 0.$$

$$\omega^2 R_1 C_1 R_2 C_2 = 1$$

$$\omega = \frac{1}{\sqrt{R_1 C_1 R_2 C_2}}$$

$$f = \frac{1}{2\pi \sqrt{R_1 C_1 R_2 C_2}}$$

if $R_1 = R_2$ and $C_1 = C_2$

$$\boxed{f = \frac{1}{2\pi \sqrt{RC}}}$$

Therefore,
$$\beta = \frac{V_{out}}{V_{in}} = \frac{j\omega R_2 C_1}{j\omega [R_1 C_1 + R_2 C_1 + R_2 C_2]}$$

$$\beta = \frac{R_2 C_1}{R_1 C_1 + R_2 C_1 + R_2 C_2}$$

$$\beta = \frac{R_c}{3R_c} \quad [\because R_1 = R_2 = R \ \& \ C_1 = C_2 = C]$$

$$\boxed{\beta = 1/3}$$

$$\beta = \frac{V_{out}}{V_{in}} = \frac{R_2 C_1}{R_1 C_1 + R_2 C_2 + R_2 C_1}$$

for Barkhausen criterion $A\beta = 1$.

$$A = \frac{1}{\beta}$$

$$= \frac{R_1 C_1 + R_2 C_2 + R_2 C_1}{R_2 C_1}$$

$$A = \frac{R_1}{R_2} + \frac{C_2}{C_1} + 1$$

A \rightarrow Gain of the non inverting amplifier.

$$\therefore 1 + \frac{R_4}{R_3} = \frac{R_1}{R_2} + \frac{C_2}{C_1} + 1$$

$$\therefore \boxed{\frac{R_4}{R_3} = \frac{R_1}{R_2} + \frac{C_2}{C_1}} \rightarrow \text{This is the}$$

condition to be satisfied for sustained oscillations.

we know $A\beta = 1$ and $\beta = 1/3$.

$$\Rightarrow \underline{A = 3}$$

$$A = 1 + \frac{R_4}{R_3}$$

$$1 + \frac{R_4}{R_3} = 3$$

$$\therefore \frac{R_4}{R_3} = 2$$

$$\Rightarrow \boxed{R_4 = 2R_3}$$

Summing up we can write,

$$\frac{R_3}{R_4} = \frac{R_1}{R_2} + \frac{C_2}{C_1}$$

$$\therefore f = \frac{1}{2\pi \sqrt{R_1 C_1 R_2 C_2}}$$

If $R_1 = R_2 = R$ & $C_1 = C_2 = C$

$$f = \frac{1}{2\pi RC}$$

and ratio of R_3 to R_4 must be greater than 2 to provide a sufficient loop gain for circuit to oscillate at the frequency.

Problems:

1. Design a RC phase shift oscillator for $f = 1\text{KHz}$.

Soln: Given $f = 1\text{KHz}$.

For RC phase shift oscillator

$$f = \frac{1}{2\pi\sqrt{6}RC}$$

$$\text{Let } C = 0.1\mu\text{F}. \therefore R = \frac{1}{2\pi\sqrt{6}C \cdot f}$$

$$R = \frac{1}{2\pi\sqrt{6} \times 0.1 \times 10^{-6} \times 1 \times 10^3}$$

$$\boxed{R = 650\Omega}$$

$$\therefore \frac{R_F}{R} > 29 \Rightarrow R_F > 29R$$

$$R_F > 29(650)$$

$$R_F > 18.85\text{K}\Omega$$

\therefore Select $R_F = 21\text{K}\Omega$

Designed values: $R = 650\Omega$, $R_F = 21\text{K}\Omega$, & $C = 0.1\mu\text{F}$.

2. a) Determine the value of R_F necessary for the ckt shown in fig. below to operate as an oscillator.


b) What is the frequency of oscillation.

Soln: a) To start oscillation $|A\beta| > 1$

$$\beta = \frac{1}{29}$$

$$\therefore |A| > 29$$

$$\frac{R_F}{R} > 29$$



$$R_F > 29R = 29(10K)$$

$$R_F > 290K\Omega$$

$$\therefore \text{select } R_F = 320K\Omega$$

$$\begin{aligned} \Rightarrow \text{Frequency of oscillation: } f_o &= \frac{1}{2\pi\sqrt{6}R_C} \\ &= \frac{1}{2\pi\sqrt{6}(10K)(0.001\mu)} \end{aligned}$$

$$f_o = 6.5 \text{ KHz}$$


3) For the ckt shown in fig, $R_1 = R_2 = 61K\Omega$, $C_1 = C_2 = 0.001\mu F$

$$R_3 = 300K\Omega, R_4 = 100K\Omega$$

i) Calculate the frequency of oscillation

ii) Determine the RC values for a frequency of oscillation $f_o = 10 \text{ KHz}$.

Soln: Given: $R_1 = R_2 = R = 61K\Omega$.



i) frequency of oscillation:

$$f_o = \frac{1}{2\pi RC} = \frac{1}{2\pi \times 61 \times 10^3 \times 0.001 \times 10^{-6}}$$

$$f_o = 2.609 \text{ KHz}$$

ii) for frequency of oscillation: $f_o = 10 \text{ KHz}$.

$$\text{Let } R = 100K\Omega, \text{ then } f_o = \frac{1}{2\pi RC}$$

$$C = \frac{1}{2\pi f_o R}$$

$$= \frac{1}{2\pi \times 10 \times 10^3 \times 100K} = 0.159 \mu F$$

4) Find the value of R & C for an output frequency of 1 kHz in RC phase shift oscillator. (2)

Soln: Given $f = 1 \text{ kHz}$,

$$f = \frac{1}{2\pi RC\sqrt{6}}$$

$$\text{Let } C = 0.1 \mu\text{F.} \quad R = \frac{1}{2\pi C\sqrt{6}}$$

$$R = \frac{1}{2\pi \times 0.1 \times 10^{-6} \times \sqrt{6}}$$

$$\boxed{R = 645.74 \Omega}$$

⇒ The frequency of sensitive arm of Wien bridge oscillator uses $C_1 = C_2 = 0.001 \mu\text{F}$, $R_1 = 10 \text{ k}\Omega$, where R_2 is kept variable. The frequency is to be 10 kHz to 60 kHz. By varying R_2 , Find the min and maximum value of R_2 .

Soln: Given $C_1 = C_2 = 0.001 \mu\text{F}$, $R_1 = 10 \text{ k}\Omega$, $f = 10 \text{ kHz}$ to 60 kHz

$$f = \frac{1}{2\pi\sqrt{R_1 R_2 C_1 C_2}}$$

Case i) $f = 10 \text{ kHz}$

Case ii) $f = 60 \text{ kHz}$

$$f^2 = \frac{1}{(2\pi)^2 (R_1 R_2 C_1 C_2)}$$

$$R_2 = \frac{1}{4\pi^2 \times (60 \times 10^3)^2 \times (10 \times 10^3) \times (0.001 \times 10^{-6}) \times (0.001 \times 10^{-6})}$$

$$\boxed{R_2 = 704.33 \Omega}$$

$$R_2 = \frac{1}{(2\pi)^2 R_1 C_1 C_2 \times f^2}$$

$$= \frac{1}{(4\pi^2)(10 \text{ k})^2 (10 \times 10^3 \times 0.001 \times 10^{-6} \times 0.001 \times 10^{-6})}$$

$$\therefore \boxed{R_2 = 25.33 \text{ k}\Omega}$$

555 Timer

The 555 timer is a popular and versatile monolithic integrated circuit (IC) developed by Signetics Corporation in early 1970. This timer IC is highly stable and generates accurate time delays and oscillations. The time delays and time pulses whose duration and frequency is determined by an externally connected timing resistor and capacitor.

The IC is available in 8 pin and also in 14-pin. This 555 timer can provide time delays ranging from μs (microseconds) to hours. It requires power supply V_{cc} which can range from +5V to +18V. The 8 pin package is as shown in fig below.




fig: pin diagram of 555 timer.

The below figure shows the internal diagram of the 555 timer. The ckt is divided into 5 parts.

- 1) voltage divider ckt
- 2) Comparator made up of two op-amps.
- 3) R_s flipflop
- 4) Discharge circuit
- 5) o/p.

The voltage divider consists of three 5k resistors. The comparators are set at $\frac{2}{3}V_{cc}$ and $\frac{1}{3}V_{cc}$ as reference voltages.




fig: Internal ckt diagram of 555 timer

V_b divider.

The following are details of the various pins of 555 timer.

Pin 1: It is the ground terminal.

Pin 2: It is the trigger terminal. If the voltage at this terminal is greater than $\frac{1}{3}V_{cc}$ the output is Low. Since it is inverting comparator. If the voltage at this terminal is less than $\frac{1}{3}V_{cc}$ the O/p is High.

Pin 3: It is the output terminal. This terminal may be High & low.

Pin 4: It is the reset terminal. When not in use it is connected to V_{cc} to avoid any false triggering. The timer can be reset by making this pin Low.

Pin 5: It is the control vlg terminal. An external vlg applied at this pin changes the threshold vlg which is $\frac{2}{3}V_{cc}$

Pin 6: It is the threshold terminal. This is the non inverting input of the upper comparator. When the vlg at this pin is equal to or greater than $\frac{2}{3}V_{CC}$. The output of the upper comparator goes high which in turn switches the output of the timer is low.

Pin 7: It is discharge terminal. It allows discharging timing capacitor through timing resistor.

Pin 8: It is the power supply terminal V_{CC} .

555 timer Features

1. 555 timer can be used to produce accurate and highly stable time delays.
2. It has two operating modes:
 - a) Monostable
 - b) Astable.
3. 555 timer can operate with voltage ranging from +5 to +18V and can drive load up to 200mA.
4. It is compatible with TTL and CMOS logic chips.
5. Has very high temperature stability [-55° to 120° C].

Applications of 555.

- 1) Can be used as oscillator
- 2) Linear ramp generator
- 3) To generate PWM waves.
- 4) Frequency divider
- 5) Automatic Battery-charger.

The two modes of operation of 555 timer

- is
- 1) Monostable multivibrator
 - 2) Astable multivibrator

Astable Multivibrator using IC 555-Timer.

An Astable multivibrator does not have any stable state, it keeps changing its state from low to high, and high to low. This type of oscillator is also called free running multivibrator. & rectangular wave generator ckt.

Astable multivibrator does not require an external circuit to change the state of the output. The ckt diagram of the Astable multivibrator is as shown in figure below.




fig: Astable multivibrator using 555 timer.




fig: Internal circuitry of 555 Timer.





fig: op and capacitor vlg waveform

The Basic objective of an astable multivibrator is to switch the output states at the desired time intervals without any external intervention. This is achieved by controlling the discharge terminal of 555 IC through a capacitor. Inside the IC, capacitor is connected to the collector of the transistor whose base is directly connected to the o/p terminal of SR flipflop. V_{out} is taken from the inverting terminal output (\bar{Q}) of SR flip flop. So when flipflop o/p Q is high V_{out} will be low and when Q is low, V_{out} will be high.

Let us assume the ckt is powered up and the status at flipflop is Q is low, i.e. $\bar{Q} = \text{High}$ [V_{out}]. The Q is directly connected to the base of the transistor which makes the transistor to be in cut off state [OFF state] i.e. open ckt. which makes the capacitor to directly connected to power supply V_{cc} through R_A & R_B . so the capacitor will charge towards V_{cc} and charging time constant will be $(R_A + R_B) * C$. During this time output is high, as $R=0$ and $S=1$ makes the control FF is $\bar{Q}=0$.

when the capacitor voltage V_c tries to become just greater than $2/3 V_{cc}$. the upper comparator o/p becomes high i.e. $R=1$ and $S=0$ thus $Q=0$ [$V_{out}=0$] and $\bar{Q}=1$ i.e. the base of the transistor will get high value which makes the transistor to go to saturation region or ON state. Now the capacitor will start discharging through R_B . with time constant $T_{OFF} = R_B C$.

Thus the capacitor, C periodically charged and discharged b/w $2/3 V_{cc}$ and $1/3 V_{cc}$ respectively. The o/p waveform and the capacitor voltage waveforms are as shown in fig above.

Design:

ON Time: is the time for which the timer o/p V_{out} has remained in high state. It is indicated by T_{ON} & T_{High} & T_c

OFF Time: is the time for which the timer o/p V_{out} has remained in Low state. It is indicated by T_{OFF} & T_{Low} & T_D

ON time and OFF time depend on the values of R_A , R_B and C . So desired ON time and OFF time can be calculated by R_A & R_B and C values.

* Voltage across the capacitor at any instant during charging period is given by $V_c = V_{cc}(1 - e^{-t/RC})$.

* The time taken by capacitor to charge from 0 to $\frac{1}{3}V_{cc}$

$$\text{i.e., } \frac{1}{3}V_{cc} = V_{cc}(1 - e^{-t_1/RC}) = t_1 = 0.405 RC$$

* The time taken by capacitor to charge from 0 to $\frac{2}{3}V_{cc}$ is,

$$\frac{2}{3}V_{cc} = V_{cc}(1 - e^{-t_2/RC}) = t_2$$

$$t_2 = RC \log_e 3 = 1.0986 RC$$

\therefore time taken by the capacitor to charge from $\frac{1}{3}V_{cc}$ to $\frac{2}{3}V_{cc}$ is,

$$T_c = (t_2 - t_1) = (1.0986 - 0.405) RC$$

$$\boxed{T_c = 0.693 RC}$$

Substituting $R = R_A + R_B$.

$$\boxed{T_c = T_{High} = T_{ON} = 0.693 (R_A + R_B) * C}$$

The time during which the capacitor starts discharging is T_D & $T_{Low} = 0.693 R_B C$.

The discharging of capacitor at any instant of time is given by,

$$V_c = \frac{2}{3} V_{cc} \cdot e^{-t_d/R_B C}$$

Substituting $V_c = \frac{1}{3} V_{cc}$

$$\frac{1}{3} V_{cc} = \frac{2}{3} V_{cc} \cdot e^{-t_d/R_B C}$$

$$\boxed{t_d = 0.693 R_B C} \quad \& \quad \boxed{T_{OFF} = 0.693 R_B C}$$

\therefore Overall period = $T = T_{ON} + T_{OFF}$

$$\boxed{T = 0.693 (R_A + 2R_B) C}$$

$$\text{Frequency, } f = \frac{1}{T} = \frac{1.44}{(R_A + 2R_B) C}$$

$$\text{Duty cycle} = \frac{T_{high}}{T} = \frac{T_{high}}{T_{high} + T_{low}} = \frac{T_{ON}}{T_{ON} + T_{OFF}}$$

$$\text{Duty cycle} = \frac{R_A + R_B}{R_A + 2R_B}$$

$$\boxed{\% \text{ Duty cycle} = \frac{R_A + R_B}{R_A + 2R_B} \times 100}$$

problems:

1) A 555 timer is connected as astable multivibrator. Given $R_1 = R_2 = 7.5 \text{ k}\Omega$, $C = 0.1 \mu\text{F}$, $V_{cc} = 5\text{V}$ calculate the frequency of oscillations and sketch the vlg waveform.

Soln:

$$\begin{aligned} T_{ON} &= 0.693 (R_A + R_B) C \\ &= 0.693 (7.5 \times 10^3 + 7.5 \times 10^3) \times 0.1 \times 10^{-6} \\ &= 0.693 (15 \times 10^3) \times 0.1 \times 10^{-6} \end{aligned}$$

$$\begin{aligned} \text{Given: } R_A &= 7.5 \text{ k}\Omega \\ R_B &= 7.5 \text{ k}\Omega \\ C &= 0.1 \mu\text{F} \\ V_{cc} &= 5\text{V} \end{aligned}$$

$$\boxed{T_{ON} = 1.04 \text{ ms}}$$

$$T_{OFF} = 0.693 R_B C$$

$$= 0.693 \times 7.5 \times 10^3 \times 0.1 \times 10^{-6}$$

$$T_{OFF} = 0.52 \text{ ms}$$

Total period, $T = T_{ON} + T_{OFF}$

$$= 1.04 \text{ ms} + 0.52 \text{ ms}$$

$$T = 1.56 \text{ ms}$$

frequency: $f = \frac{1}{T} = \frac{1}{1.56 \times 10^{-3}}$

$$f = 640 \text{ Hz}$$

Q2) A 555 timer is connected as astable multivibrator for frequency 400 kHz. Calculate the value of C if $R_1 = R_2 = 8 \text{ k}\Omega$

Soln:


$$f = \frac{1.44}{(R_1 + 2R_2)C}$$

$$C = \frac{1.44}{f(R_1 + 2R_2)}$$

$$= \frac{1.44}{400 \times 10^3 (8 + 16) \times 10^3}$$

$$C = 0.15 \text{ nF}$$

Waveforms:



Given: $f = 400 \text{ kHz}$

$R_1 = 8 \text{ k}\Omega$

$R_2 = 8 \text{ k}\Omega$

Digital Electronics Fundamentals

Digital electronics are the electronics system which use a digital signal instead of analog signal. Analog and digital signals are used to transmit information by means of electrical signals. In both the form, the signal is transformed into electric signals.

Analog signal [continuous time signal]

It is a signal in which, the amplitude of the signal is defined at each and every instant of time. Analog signal process time varying signals that can take any value across continuous range of voltage, current & any physical parameter.

Ex: $V_m \sin \theta$, if $V_m = 20V$




fig: Analog signal.

Digital Signal [Discrete signal]

A digital/digital signal is a one in which the signal is defined only at particular instant of time.

Any continuous signal of analog signal can be converted into Digital signal by a process

Called Sampling. Digital signal is nothing but a sampled version of Analog signal.

In Digital signals, the information is translated into binary digit (bit) form i.e. 0's and 1's where each bit is representing of two distinct amplitudes.




fig: Discrete signal




fig: Binary signal.

Difference between Analog & Digital Signal.

Analog Signal

- 1) It is an information carrying continuous wave that changes with respect to time
- 2) It is represented by continuous time signals [Sine wave]
- 3) It is described by amplitude, frequency, and phase

Digital Signal

- 1) It is the discrete wave that carries information in binary form (i.e. 0's & 1's) digit.
- 2) It is represented by discrete values of signals. [square wave]
- 3) It is described by bit rate & bit intervals.

4) It is more prone to distortion / more susceptible to noise

5) It has no fixed range

6) It transmits data in the form of wave

7) Ex: Human voice, pressure with height.

4) It is less prone to distortion / less susceptible to noise

5) It has a fixed range.

6) It carries / transmits data in the form of binary form.

7) Ex: signals used in computer n/ws, and no accidents occur in one year

Number Systems.

The various number systems used in digital systems are.

1) Decimal 2) Binary 3) Octal 4) Hexadecimal.

Decimal Number System:

In decimal number system only ten numbers are used - i.e. from 0 to 9. This is called Base-10 system, & radix-10 number system. The general form of decimal number is

$$d_m d_{m-1} \dots d_3 d_2 d_1 d_0 . d_{-1} d_{-2} d_{-3} \dots d_{-n}$$

and its equivalent is given by.

$$d_m \times 10^m + d_{m-1} \times 10^{m-1} + \dots + d_3 \times 10^3 + d_2 \times 10^2 + d_1 \times 10^1 + d_0 \times 10^0 + d_{-1} \times 10^{-1} + d_{-2} \times 10^{-2} + \dots + d_{-n} \times 10^{-n}$$

For ex: $(2504.189)_{10}$. In this subscript '10' indicates that the given no is in decimal 10 form.

Binary Number System

In a digital electronic system, the active devices used are operated as switches and have only two states i.e. ON and OFF. For this reason the binary numbering plan is used in which only 2 digits i.e. '0' and '1'. So binary number system is base-2 & radix 2 number plan.

The general form of binary number is,

$$b_m b_{m-1} b_{m-2} \dots b_3 b_2 b_1 b_0 . b_{-1} b_{-2} b_{-3} \dots b_n$$

and its decimal equivalent is given by,

$$b_m \times 2^m + b_{m-1} \times 2^{m-1} + b_{m-2} \times 2^{m-2} + \dots + b_3 \times 2^3 + b_2 \times 2^2 + b_1 \times 2^1 + b_0 \times 2^0 + b_{-1} \times 2^{-1} + b_{-2} \times 2^{-2} + \dots + b_n \times 2^{-n}$$

for ex: $(11011.1101)_{MSB} \substack{\text{MSB} \\ \text{LSB}}_2 = (11011.1101)_b$. The Subscript '2' & 'b' indicates that the given number is in binary & base-2 & radix-2 plan.

The left most bit of a binary number is called most significant bit (MSB) and the right most bit significant bit (LSB) is called least significant bit (LSB).

Octal Number System:

Decimal number is most commonly used and it is must since we are using it in everyday life. Transactions, and Binary numbers are important because binary numbers can be processed directly using digital plan.

Radix 8 of octal number system it is not used directly but they are important for documentation and other purposes. It provides shorthand representation of multibit numbers in a digital system. The octal system needs 8 digits i.e 0 to 7.

The general form of octal number is,

$$O_m O_{m-1} O_{m-2} \dots O_3 O_2 O_1 O_0 O_{-1} O_{-2} O_{-3} \dots O_n$$

and its equivalent decimal is,

$$O_m \times 8^m + O_{m-1} \times 8^{m-1} + \dots + O_3 \times 8^3 + O_2 \times 8^2 + O_1 \times 8^1 + O_0 \times 8^0 + O_{-1} \times 8^{-1} + O_{-2} \times 8^{-2} + O_{-3} \times 8^{-3} + \dots + O_n \times 8^{-n}$$

for ex: $[736.56]_0 = [736.56]_8$. The subscript 8 or 0 indicates that the given number is octal number.

Hexadecimal Number System :

This number system is not commonly used. This is used to shorten the representation of multibit numbers in a digital system. It is also called radix-16 or hexadecimal number system. The hexadecimal number system it is not used much. But it provides shorthand representation of multibit numbers in a digital system.

The hexadecimal number system has 16 digits of numbers, i.e 0 to 9 and A to F.

The general form of hexadecimal number is

$H_m H_{m-1} H_{m-2} \dots H_3 H_2 H_1 H_0 \cdot H_{-1} H_{-2} H_{-3} \dots H_n$

and its decimal equivalent is given by,

$$H_m \times 16^m + H_{m-1} \times 16^{m-1} + H_{m-2} \times 16^{m-2} + \dots + H_3 \times 16^3 + H_2 \times 16^2 + H_1 \times 16^1 + H_0 \times 16^0 + H_{-1} \times 16^{-1} + H_{-2} \times 16^{-2} + \dots + H_n \times 16^{-n}$$

for ex.

$(ABC.D)_{16} = (ABC.D)_H$. The subscript '16' or 'H' indicates that the given number is in hexadecimal number or base-16 or radix-16 form.

Number Conversions

I. Decimal to Any base - 'r' form.

Let us consider a decimal number which has both integer and fractional part. The integer part is converted into base 'r' form by successive division and writing the remainders respectively. The remainders are to be written in sequence from "bottom to top".

The fractional part is converted into base 'r' form by successive multiplication by 'r' and writing the whole part of the result. The sequence to be from top to bottom. The multiplication to be continued until the fractional part becomes zero or desired accuracy is obtained.

ex: i) $(398.75)_{10}$ to binary.

In the given number 398 is a integer part and 0.75 is the fractional part.

$$\begin{array}{r}
 2 \overline{) 398} \\
 \underline{2 \ 149 - 0} \\
 2 \overline{) 74} - 1 \\
 \underline{2 \ 37 - 0} \\
 2 \overline{) 18} - 1 \\
 \underline{2 \ 9 - 0} \\
 2 \overline{) 4} - 1 \\
 \underline{2 \ 2 - 0} \\
 1 - 0
 \end{array}$$

$$\begin{array}{r}
 0.75 \times 2 \\
 \hline
 1.50 \rightarrow 1 \\
 0.50 \times 2 \\
 \hline
 1.00 \rightarrow 1
 \end{array}$$

$(0.75) = (0.11)$

$398 = (100101010)$

$\therefore (398.75)_{10} = (100101010.11)_2$

2) $(398.75)_{10}$ to octal i.e base-8.

$$\begin{array}{r}
 8 \overline{) 398} \\
 \underline{8 \ 49 - 6} \\
 6 - 1
 \end{array}$$

$$\begin{array}{r}
 0.75 \times 8 \\
 \hline
 6.00 \rightarrow 6
 \end{array}$$

$(398)_{10} = 616$

$[398.75]_{10} = [616.6]_8$

3) $(398.75)_{10}$ to Hexadecimal.

$$\begin{array}{r}
 16 \overline{) 398} \\
 \underline{16 \ 24 - 14(E)} \\
 1 - 8
 \end{array}$$

$$\begin{array}{r}
 0.75 \times 16 \\
 \hline
 12.00 \rightarrow 12(C)
 \end{array}$$

$[398.75]_{10} = [18E.C]_H$

Examples:

1) $(734)_{10}$ to binary.

2	734	
2	367	0
2	183	1
2	91	1
2	45	1
2	22	1
2	11	0
2	5	1
2	2	1
	1	0

$$(734)_{10} = (1011011110)_2$$

2) Convert $(1010.101)_{10}$ into binary.

2	1010.	
2	505	0
2	252	1
2	126	0
2	63	0
2	31	1
2	15	1
2	7	1
2	3	1
	1	1

0.101×2	
0.202	→ 0
0.202×2	
0.404	→ 0
0.404×2	
0.808	→ 0
0.808×2	
1.616	→ 1
0.616×2	
1.232	→ 1
⋮	

$$(1010.101)_{10} = (1111110010.0001111111)_2$$

3) Convert $(8899)_{10}$ into hexadecimal.

16	8899	
16	556	3
16	34	C
	2	2

$$(8899)_{10} = (22C3)_H$$

4) $(0.368)_{10}$ into Hexadecimal.

Soln:

$$0.368 \times 16 = 5.888$$

$$0.888 \times 16 = E.208$$

$$0.208 \times 16 = 3.328$$

$$0.328 \times 16 = 5.248$$

$$0.248 \times 16 = 3.968$$

$$(0.368)_{10} = (0.5E353)_{16}$$

5) perform the following $(2003)_{10} = (\quad)_8$.

$$\begin{array}{r} 8 \overline{) 2003} \\ \underline{8 \ 50} - 3 \\ \underline{31} - 2 \\ \underline{3} - 7 \\ 0 - 3 \end{array}$$

$$(2003)_{10} = (3723)_8$$

6) Convert $(0.705)_{10}$ into octal.

$$0.705 \times 8 = 5.64$$

$$0.64 \times 8 = 5.12$$

$$0.12 \times 8 = 0.96$$

$$0.96 \times 8 = 7.68$$

$$0.68 \times 8 = 5.44$$

$$(0.705)_{10} = (0.55075)_8$$

II. Any base 'r' to Decimal.

Here we have to use the general rule for representing numbers in any number system.

$$a_n a_{n-1} \dots a_2 a_1 a_0 = a_n r^n + a_{n-1} r^{n-1} + \dots + a_2 r^2 + a_1 r^1 + a_0 r^0.$$

$$1) (110111)_2 = (?)_{10}$$

$$\begin{aligned}(110111)_2 &= 1 \times 2^5 + 1 \times 2^4 + 0 \times 2^3 + 1 \times 2^2 + 1 \times 2^1 + 1 \times 2^0 \\ &= 32 + 16 + 0 + 4 + 2 + 1 \\ &= (55)_{10}.\end{aligned}$$

$$\begin{aligned}2) (11101.1011)_2 &= 1 \times 2^4 + 1 \times 2^3 + 1 \times 2^2 + 0 \times 2^1 + 1 \times 2^0 + 1 \times 2^{-1} \\ &\quad + 0 \times 2^{-2} + 1 \times 2^{-3} + 1 \times 2^{-4} \\ &= 16 + 8 + 4 + 0 + 1 + \frac{1}{2} + 0 + \frac{1}{8} + \frac{1}{16} \\ &= (29.625)_{10}.\end{aligned}$$

$$\begin{aligned}3) (0.011011)_2 &= 0 \times 2^{-1} + 1 \times 2^{-2} + 1 \times 2^{-3} + 0 \times 2^{-4} + 1 \times 2^{-5} + 1 \times 2^{-6} \\ &= 0 + \frac{1}{4} + \frac{1}{8} + 0 + \frac{1}{32} + \frac{1}{64} \\ &= 0 + 0.25 + 0.125 + 0.03125 + 0.015625 \\ &= (0.421875)_{10}.\end{aligned}$$

$$\begin{aligned}4) (10001101)_2 &= 1 \times 2^7 + 0 \times 2^6 + 0 \times 2^5 + 0 \times 2^4 + 1 \times 2^3 + 1 \times 2^2 + 0 \times 2^1 \\ &\quad + 1 \times 2^0 \\ &= 128 + 0 + 0 + 0 + 8 + 4 + 1 \\ &= (141)_{10}.\end{aligned}$$

$$5) (475.25)_8 = (?)_{10}$$

$$\begin{aligned} (475.25)_8 &= 4 \times 8^2 + 7 \times 8^1 + 5 \times 8^0 + 2 \times 8^{-1} + 5 \times 8^{-2} \\ &= 256 + 56 + 5 + 2 \cdot \frac{1}{8} + 5 \cdot \frac{1}{64} \\ &= (317.32813)_{10} \end{aligned}$$

$$6) (9B2.1A)_{16} = (?)_{10}$$

$$\begin{aligned} (9B2.1A)_{16} &= 9 \times 16^2 + B(11) \times 16^1 + 2 \times 16^0 + 1 \times 16^{-1} + A(10) \times 16^{-2} \\ &= 2304 + 176 + 2 + 1 \cdot \frac{1}{16} + 10 \cdot \frac{1}{256} \\ &= 2304 + 176 + 2 + 0.0625 + 0.039 \\ &= (2482.1)_{10} \end{aligned}$$

$$7) (3102.12)_4 = (?)_{10}$$

$$\begin{aligned} &= 3 \times 4^3 + 1 \times 4^2 + 0 \times 4^1 + 2 \times 4^0 + 1 \times 4^{-1} + 2 \times 4^{-2} \\ &= 192 + 16 + 0 + 2 + \frac{1}{4} + 2 \cdot \frac{1}{16} \\ &= (210.375)_{10} \end{aligned}$$

$$8) (614.15)_7 = (?)_{10}$$

$$\begin{aligned} &= 6 \times 7^2 + 1 \times 7^1 + 4 \times 7^0 + 1 \times 7^{-1} + 5 \times 7^{-2} \\ &= 294 + 7 + 4 + \frac{1}{7} + 5 \cdot \frac{1}{49} \\ &= 294 + 7 + 4 + 0.142857 + 0.102 \\ &= (305.24486)_{10} \end{aligned}$$

$$9) (ABC.D)_{16} = (?)_{10}$$

$$\begin{aligned} &= A(10) \times 16^2 + B(11) \times 16^1 + C(12) \times 16^0 + D(13) \times 16^{-1} \\ &= 2560 + 176 + 12 + 0.8125 \\ &= (2748.8125)_{10} \end{aligned}$$

III Binary to Octal conversion.

octal number	Binary Number
0	000
1	001
2	010
3	011
4	100
5	101
6	110
7	111

- * For binary to octal number conversion of whole number, group the given binary number in groups of three starting from the right most [LSB] and replace each group by the octal number shown in the above table.
- * For conversion of fractional part, make group of three starting with the left most bit. If any of the bit is left alone add zeros to make a group of three towards right side of the number.

ex: $\Rightarrow (101111)_2 = (?)_8$
 $\underline{101111} = (57)_8$

$\Rightarrow (\underline{1110.01101})_2 = (?)_8$
 $\underline{001110.011010}$
 $= (16.32)_8$

$$3) (1111011011011.11011)_2 = (?)_8$$

$$\underline{001111011011011.110110} = (17333.66)_8$$

$$4) (11101101110.11101)_2$$

$$\underline{011101101110.111010} = (3556.75)_8$$

$$5) (0.11110101101)_2 = (?)_8$$

$$0.\underline{111101011010} = (7532)_8$$

IV. Octal to Binary Conversion.

To convert octal to binary, simply replace each octal number by its equivalent 3 bit binary number.

$$1) (724)_8 = (?)_2$$

$$724 = (111010100)_2$$

$$2) (365.217)_8 = (?)_2$$

$$365.217 = (011110101.010001111)_2$$

$$3) (0.506)_8 = (0.101000110)_2$$

$$4) (7463.245)_8 = (111100110011.010100101)_2$$

V. Binary to Hexadecimal Conversion.

Hex decimal	Binary
0	0000
1	0001
2	0010
3	0011
4	0100

5 - 0101	(A) 10 - 1010	(F) 15 - 1111
6 - 0110	(B) 11 - 1011	
7 - 0111	(C) 12 - 1100	
8 - 1000	(D) 13 - 1101	
9 - 1001	(E) 14 - 1110	

* For binary to hexadecimal conversion of whole number, group the given binary number in groups of those four starting from the right most [LSB] and replace each group by the hexadecimal no shown in above figure.

* For conversion of fractional part, make group of four starting with the left most bit. If any of the bit is left alone add zeros to make a group of four towards right side of the number.

ex:

$$\rightarrow (110111101.01)_2 = (?)_{16}$$

$$\underline{0001} \underline{1011} \underline{1101} . \underline{0100} = (1BD.4)_{16}$$

$$2) (110111101011101)_2$$

$$\underline{0110} \underline{1111} \underline{0101} \underline{1101} = (6F5D)_{16}$$

$$3) (0.1101010111011)_2$$

$$0. \underline{1101} \underline{0101} \underline{1101} \underline{1000} = (0.D5D8)_{16}$$

VI. Hexadecimal to Binary Conversion.

To convert hexadecimal to binary, simply replace each hexadecimal by its equivalent of binary using 4 bits.

$$\text{ex: } 1) (ABC)_{16} = (1010 \ 1011 \ 1100)_2 \quad 3) (2AB-9)_{16} = (?)_2$$

$$2) (777)_H = (0111 \ 0111 \ 0111)_2 = (0010 \ 1010 \ 1011 . 1001)_2$$

$$4) (22E.7E8)_{16} = (?)_2$$

$$(22E.7E8)_{16} = (0010\ 0010\ 1110.0111\ 1110\ 1000)_2.$$

VII. Octal to Hexadecimal Conversion

To convert octal to hexadecimal number, we cannot convert directly therefore octal numbers should be first converted into binary and then convert into hexadecimal number. i.e.

Octal \rightarrow Binary number \rightarrow Hexadecimal numbers.

$$\text{ex: } 1) (437)_8 = (?)_{16}.$$

$$(437)_8 = \underline{100}\ \underline{011}\ \underline{111} = 000100011111 \\ = (11F)_{16}.$$

$$2) (726.627)_8 = (?)_{16}.$$

$$(726.627)_8 = \underline{111}\ \underline{010}\ \underline{110}. \underline{110}\ \underline{010}\ \underline{111} \\ = 000111010110.110010111000 \\ = (106.CB8)_{16}.$$

$$3) (16.2)_8 = (?)_{16}$$

$$(16.2)_8 = 00\underline{1110}.010 \\ = 00001110.0100. \\ = (0E.4)_{16}.$$

$$4) (0.76)_8 = (?)_{16}$$

$$(0.76)_8 = 0.\underline{111}\ \underline{110} \\ = 0.1111000 = (0.F8)_{16}.$$

VIII. Hexadecimal to octal number.

To convert hexadecimal to octal number is not possible directly. So first convert the number into binary then to octal number by grouping 3 bits together and write its Octal equivalent.

Hexadecimal \longrightarrow Binary \longrightarrow Octal number.

ex: $\Rightarrow (777)_H = (?)_8$.

$$(777)_H = (\underline{0111} \underline{0111} \underline{0111}) = (3567)_8$$

$\Rightarrow (22E.7E8)_H = (?)_8$.

$$(22E.7E8)_H = (\underline{0010} \underline{0010} \underline{1110} . \underline{0111} \underline{1110} \underline{1000}) \\ = (1056.3750)_8$$

Summary of Conversion Methods.

<u>Conversion</u>	<u>Method.</u>
\Rightarrow Binary to Decimal	Multiply by 2 with respective powers
\Rightarrow Octal to Decimal	Multiply by 8
\Rightarrow Hexadecimal to Decimal	Multiply by 16.
\Rightarrow Decimal to binary	Divide whole number by 2 and multiply fraction by 2.
\Rightarrow Decimal to octal	Divide whole number by 8 and multiply fraction by 8.
\Rightarrow Decimal to Hexadecimal	Divide whole number by 16 and multiply by 16 for the fraction.
\Rightarrow octal to Binary	representing each digit by group of 3-bits.

- 8) Binary to octal - grouping into 3 bits
- 9) Hexadecimal to Binary - represent each digit by group of 4-bits.
- 10) Binary to Hexadecimal - grouping into 4-bits.
- 11) Octal to Hexadecimal - octal \rightarrow binary \rightarrow Hexadecimal.
- 12) Hexadecimal to octal - Hexadecimal to binary to octal.

Problems:

1) Convert $(284.65)_{10} = (?)_8 = (?)_{16} = ()_2$

2	284
2	142 - 0
2	71 - 0
2	35 - 1
2	17 - 1
2	8 - 1
2	4 - 0
2	2 - 0
	1 - 0

$(284.65)_{10} = (100011100.101\dots)_2$

0.65×2	
1.30	$\rightarrow 1$
0.30×2	
0.60	$\rightarrow 0$
0.60×2	
1.20	$\rightarrow 1$

$(284.65)_{10} = (11C.A\dots)_{16}$

$(284.65)_{10} = (434.5146)_8$

2) $(532.65)_{10} = (?)_{16} = (?)_2$

16	532
16	33 - 4
	2 - 1

0.65×16	
10.4	$\rightarrow 10$
0.4×16	
6.4	$\rightarrow 6$
0.4×16	
6.4	$\rightarrow 6$

$(532.65)_{10} = (214.A66)_{16}$
 $= (001000011000.101001100110)_2$

$$3) (ABCD)_{16} = (\quad)_2 = (\quad)_8$$

$$(ABCD)_{16} = (1010, 1011, 1100, 1101)_2$$

$$= (125715)_8$$

4) perform the following.

$$a) (57.6)_8 = (?)_2 = (?)_{16}$$

$$(57.6)_8 = (101111.110)_2$$

$$= (2F.C)_{16}$$

$$b) (193)_{16} = (?)_8 = (?)_{10}$$

$$(193)_{16} = 0001\ 1001\ 0011$$

$$(193)_{16} = (623)_8$$

$$(193)_{16} = 1 \times 16^2 + 9 \times 16^1 + 3 \times 16^0 = (403)_{10}$$

$$c) \text{convert } (526.44)_8 = (?)_2 = (?)_{10}$$

$$(526.44)_8 = (101010110.100100)_2$$

$$(526.44)_8 = 5 \times 8^2 + 2 \times 8^1 + 6 \times 8^0 + 4 \times 8^{-1} + 4 \times 8^{-2}$$

$$= (342.5625)_{10}$$

$$d) \text{convert } i) (2AB.8)_{16} = (?)_{10} = (?)_8$$

$$(2AB.8)_{16} = 2 \times 16^2 + A(10) \times 16^1 + B(11) \times 16^0 + 8 \times 16^{-1}$$

$$= (683.5)_{10}$$

$$(2AB.8)_{16} = 0010\ 1010\ 1011.1000$$

$$= (1253.40)_8$$

(2AB.8)₁₆ = (683.5)₁₀ = (1253.40)₈.

ii) (764.352)₈ = (?)₁₆ = (?)₂

(764.352)₈ = (111 110 100. 011 101 010)₂
= (1F4.750)₁₆.

(764.352)₈ = (111110100.011101010)₂ = (1F4.75)_H.

3) Convert the following.

i) (101010.101)₂ = (?)₁₀.

101010.101 = 1x2⁵ + 0x2⁴ + 1x2³ + 0x2² + 1x2¹ + 0x2⁰
+ 1x2⁻¹ + 0x2⁻² + 1x2⁻³
= (42.625)₁₀.

ii) (7034)₈ = (?)₁₀.

= 7x8³ + 0x8² + 3x8¹ + 4x8⁰
= (3612)₁₀.

iii) (2616)₁₀ = (?)₁₆.

(2616)₁₀ = (A38)₁₆.

16 | 2616
16 | 163 - 8
10 - 3

iv) (934)₁₀ = (?)₈.

(934)₁₀ = (1646)₈.

8 | 934
8 | 116 - 6
8 | 14 - 4
1 - 6

9) Determine the value of x

(183)_x = (312)₇.

1x x² + 8x x¹ + 3x x⁰ = 3x7² + 1x7¹ + 2x7⁰
x² + 8x + 3 = 147 + 7 + 2

$$x^2 + 8x + 3 = 156$$

$$x^2 + 8x - 153 = 0$$

$$(x+17)(x-9) = 0$$

$$\therefore x = -17 \text{ or } x = 9$$

Base cannot be negative number.

$$\therefore \boxed{x=9}$$

$$2) (211)_x = (152)_8$$

$$2 \times x^2 + 1 \times x^1 + 1 \times x^0 = 1 \times 8^2 + 5 \times 8^1 + 2 \times 8^0$$

$$2x^2 + x + 1 = 64 + 40 + 2$$

$$2x^2 + x + 1 = 106$$

$$2x^2 + x - 105 = 0$$

$$\therefore x = 7 \text{ or } x = -15/2$$

$$\therefore \boxed{x=7}$$

$$3) (303)_x = (457)_8$$

$$3 \times x^2 + 0 \times x + 3 \times x^0 = 4 \times 8^2 + 5 \times 8^1 + 7 \times 8^0$$

$$3x^2 + 3 = 256 + 40 + 7$$

$$3x^2 - 300 = 0$$

$$x = \pm 10$$

$$x^2 - 100 = 0$$

$$\therefore \boxed{x=10}$$

$$4) (1323)_x = (523)_8$$

$$1 \times x^3 + 3 \times x^2 + 2 \times x + 3 \times x^0 = 5 \times 8^2 + 2 \times 8^1 + 3 \times 8^0$$

$$x^3 + 3x^2 + 2x + 3 = 320 + 16 + 3$$

$$x^3 + 3x^2 + 2x - 300 = 0$$

$$x_1 = 6, x_2 = -4.5, x_3 = -4.5$$

$$\therefore \boxed{x = 6}$$

Complements

For a given number 'N' in base-r, we can define two types of complements.

i) r's complement ii) (r-1) complement.

Therefore a decimal number (r=10) has 10's complement and 9's complement. A Binary number has 2's complement and 1's complement. Octal number (r=8) has 8's complement and 7's complement. Hexadecimal (r=16) has 16's complement and 15's complement.

The r's complement of a number may be obtained by leaving all least significant zeros unchanged, subtracting the first non-zero least significant digit from 'r' and then subtracting all other higher significant digits from r-1.

The (r-1)'s complement of a number may be obtained by subtracting all digits from (r-1).

BINARY ADDITION

There are four basic cases of binary addition.

$$1) 0+0=0$$

$$3) 1+0=1$$

$$2) 0+1=1$$

$$4) 1+1=10 \quad [\text{Carry}=1 \text{ and Sum}=0]$$

Ex: ① Add 13 & 10.

first convert the decimal no to Binary and then perform addition

$$\text{i.e. } (13)_{10} = 1101$$

$$\begin{array}{r} (10)_{10} = 1010 \\ \hline (23)_{10} = (10111)_2 \end{array}$$

② Add $(3.25)_{10}$ and $(5.75)_{10}$.

$$\text{i.e. } (3.25)_{10} = (11.01)_2$$

$$\begin{array}{r} (5.75)_{10} = (101.11)_2 \\ \hline 9.00 = (1001.00)_2 \end{array}$$

Binary Subtraction.

There are four basic cases of binary subtraction.

$$\begin{array}{ll} 0-0=0 & \overset{0}{(10)}-1=1 \\ 1-0=1 & 1-1=0 \end{array}$$

ex: $1101 - 1010 \Rightarrow$

$$\begin{array}{r} 1101 \\ 1010 \\ \hline 0011 \end{array}$$

Subtraction can be done in two ways \rightarrow using 1's complement & using 2's complement.

I. Using 1's complement

The 1's complement of any binary number is obtained by changing each 0's to 1 and each 1's in the number by a 0.

Ex: $\rightarrow 1001$ — 1's complement is 0110.

$$\Rightarrow (11000)_2 - (11101)_2 = (?)_2$$

(13)

11000 ← Minuend

00010 ← 1's complement of Subtrahend

Carry=0 11010

No carry generated ∴ Take the 1's complement of the result i.e. -00101

$$\therefore \boxed{(11000)_2 - (11101)_2 = -00101}$$

Subtraction using 2's Complement:

2's complement: To find the 2's complement first find one's complement then add 1 to the LSB of the 1's complement. ex: 1011 → $\begin{array}{r} 0100 \leftarrow 1's \text{ complement} \\ +1 \\ \hline 0101 \leftarrow 2's \text{ complement} \end{array}$

Subtraction using 2's complement:

- 1) Determine the 2's complement of subtrahend
- 2) Add it with minuend.
- 3) If there is a carry, discard it. Answer is +ve.
- 4) If there is no carry, answer is negative. Taking 2's complement of the result and place a -ve sign with the result.

ex: 17. $1101 - 1010$.

Soln: $\begin{array}{r} 1101 \\ + 0101 \\ \hline 0110 \leftarrow 2's \text{ complement} \end{array}$

$$\begin{array}{r} 1101 \\ 0110 \\ \hline 10011 \end{array}$$

Carry → 10011
discard

∴ Result = $(0011)_2$

$$\Rightarrow 110001 - 110101$$

$$\begin{array}{r} 110001 \\ 001011 \\ \hline \end{array}$$

$$\begin{array}{r} 001010 \\ +1 \\ \hline 001011 \leftarrow 2's \text{ complement} \end{array}$$

No carry. 111000

take 2's complement of the result.

$$\begin{array}{r} i.e. \quad 000001 \\ +1 \\ \hline -(000100)_2 \end{array}$$

$$110001 - 110101 = -000100$$

$$3) \quad 1101 - 1010.$$

$$\begin{array}{r} 1101 \\ 0110 \\ \hline \end{array}$$

$$\begin{array}{r} 0101 \\ +1 \\ \hline 0110 \leftarrow 2's \text{ complement} \end{array}$$

Carry = 10011
discard

$$\therefore 1101 - 1010 = 0011$$

Add the following using 2's complement.

$$\Rightarrow (125)_{10} - (68)_{10}$$

$$125 = (1111101)_2$$

$$68 = (1000100)_2$$

$$\begin{array}{r} 2 \overline{) 125} \\ \underline{62} \\ 63 \\ \underline{31} \\ 32 \\ \underline{15} \\ 17 \\ \underline{7} \\ 7 \\ \underline{3} \\ 4 \\ \underline{1} \\ 3 \end{array}$$

$$\begin{array}{r} 2 \overline{) 68} \\ \underline{34} \\ 34 \\ \underline{17} \\ 17 \\ \underline{8} \\ 8 \\ \underline{4} \\ 4 \\ \underline{2} \\ 2 \\ \underline{1} \\ 1 \end{array}$$

$$\begin{array}{r} 1111101 \\ 0111100 \\ \hline 10111001 \\ \uparrow \\ \text{discard carry} \end{array}$$

$$\begin{array}{r} 0111011 \\ +1 \\ \hline 0111100 \leftarrow 2's \text{ complement} \end{array}$$

$$(0111001)_2 = (57)_{10}$$

$$(1111101)_2 - (1000100)_2 = (0111001)_2$$

$$(125)_{10} - (68)_{10} = (57)_{10}$$

Boolean Algebra

A Boolean algebra is a set of binary operations addition, subtraction and multiplication with elements 0 & 1 such that the following laws hold.

Rules in Boolean Algebra

1) $0 + 0 = \boxed{0}$
 $0 + 1 = \boxed{1} \Rightarrow 0 + A = A \text{ \& } A + 0 = A$

2) $1 + 0 = 1$
 $1 + 1 = 1 \Rightarrow 1 + A = A \text{ \& } A + 1 = A$

3) $\boxed{0} + \boxed{0} = \boxed{0}$
 $\boxed{1} + \boxed{1} = \boxed{1} \Rightarrow A + A = A$

4) $0 + 1 = 1$
 $1 + 0 = 1 \Rightarrow A + \bar{A} = 1$

5) $0 \cdot \boxed{0} = 0$
 $0 \cdot \boxed{1} = 0 \Rightarrow 0 \cdot A = 0$

6) $0 \cdot 1 = 0$
 $1 \cdot 0 = 0 \Rightarrow A \cdot \bar{A} = 0$

7) $1 \cdot \boxed{0} = \boxed{0}$
 $1 \cdot \boxed{1} = \boxed{1} \Rightarrow 1 \cdot A = A$

8) $\bar{\bar{0}} = 0$
 $\bar{\bar{1}} = 1 \Rightarrow \bar{\bar{A}} = A$

9) $0 \cdot 0 = 0$
 $1 \cdot 1 = 1 \Rightarrow A \cdot A = A$

Properties of Boolean Algebra [Boolean Laws]

1) Commutative property

2) Absorption law:

3) Distributive property


4) Associative property

5) Demorgan's Law.

↳ Commutative property.

a) $A+B = B+A.$

A	B	A+B	B+A
0	0	0	0
0	1	1	1
1	0	1	1
1	1	1	1



b) $AB = BA.$

A	B	AB	BA
0	0	0	0
0	1	0	0
1	0	0	0
1	1	1	1





2) Associative property.

a) $A+(B+C) = (A+B)+C.$

A	B	C	A+B	(A+B)+C
0	0	0	0	0
0	0	1	0	1
0	1	0	1	1
0	1	1	1	1
1	0	0	1	1
1	0	1	1	1
1	1	0	1	1
1	1	1	1	1

A	B	C	A+(B+C)
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	1





b) $(AB)C = A(BC)$

A	B	C	AB	(ABC)
0	0	0	0	0
0	0	1	0	0
0	1	0	0	0
0	1	1	0	0
1	0	0	0	0
1	0	1	0	0
1	1	0	1	0
1	1	1	1	1

=

A	B	C	BC	A(BC)
0	0	0	0	0
0	0	1	0	0
0	1	0	0	0
0	1	1	1	0
1	0	0	0	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1




3) Distributive Property


a) $A(B+C) = AB + AC$

A	B	C	B+C	A(B+C)	AB	BC	AB+BC
0	0	0	0	0	0	0	0
0	0	1	1	0	0	0	0
0	1	0	1	0	0	0	0
0	1	1	1	0	0	0	0
1	0	0	0	0	0	0	0
1	0	1	1	1	0	1	1
1	1	0	1	1	1	0	1
1	1	1	1	1	1	1	1

$A(B+C) = AB + BC$



=



4) Duality property.

a) Complement property.

$$A \cdot \bar{A} = 0 \quad ; \quad A + \bar{A} = 1.$$

* The complement of 0 is 1, the complement of 1 is 0.

* The complement of A is \bar{A} .

b) Absorption property.

$$* A + AB = A.$$

$$* A(A+B) = A.$$

c) Idempotency property.

$$* A + A = A \quad * \quad A \cdot A = A.$$


This law refers to the property of sameness.

Demorgan's Theorem.

$$\Rightarrow \boxed{\overline{AB} = \bar{A} + \bar{B}}$$

The complement of the product will be equal to the sum of the complements.



A	B	$\bar{A} \bar{B}$	$\bar{A} + \bar{B}$
0	0	1	1
0	1	1	1
1	0	1	1
1	1	0	0



9) $\overline{A+B} = \bar{A} \bar{B}$

The complement of a sum is equal to the product of the complements.

A	B	$\overline{A+B}$	$\bar{A} \cdot \bar{B}$
0	0	1	1
0	1	0	0
1	0	0	0
1	1	0	0










LOGIC GATES.

Logic gate is a logic ckt with one o/p & two or more i/p's. The o/p signal is produced when there is a specific combination of i/p signals.

* Only NOT gate has one i/p.

The various types of Gates are.



Basic Boolean Logic Operations.

1) AND Operation (Logical Multiplication).

2) OR Operation [Logical Addition].

3) NOT Operation [Logical Complementary].

* In Boolean algebra the constants & variables are allowed to have only two possible values 0 & 1.


Other terms used for representing 0 & 1 are as follows:

0	1
logic 0	logic 1
False	True
OFF	ON
Low	High
Open Switch	closed Switch
NO	YES.

AND Operation:

- * AND Operation is represented by AND gate.
- * AND gate has two & more inputs and a single o/p
- * AND gate is an electronic circuit in which all the i/p's must be high in order to have high o/p.

The AND gate / AND function can be explained by following series switching circuit.




Input		o/p. (Y)
S ₁	S ₂	
open	open	OFF
open	close	OFF
close	open	OFF
close	close	ON

* The Lamp will glow only if the switches A & B are simultaneously ON.

The Diode Logic for an AND gate is shown in figure below.

Truth table for 2 i/p.



0 → 0V
1 → 5V.

Inputs		output
A	B	Y
0	0	0
0	1	0
1	0	0
1	1	1

Fig: Logic circuit for AND using Diodes.

Case i) When $A=0V$ & $B=0V$.

When both input A & B are low voltages, the cathodes of both the diodes are grounded. The diodes get forward biased & hence they conduct & the o/p voltage becomes zero.

Case ii) When $A=0$ & $B=1$ (high).

* Since A is low (grounded), the +ve supply vlg V_{cc} forward biases the Diode D_1 and the Diode D_1 conducts hence the o/p vlg becomes zero.

* Diode D_2 is reverse biased hence it does not conduct and, o/p is zero. (low)

Case iii) When $A=1$ and $B=0$.

* Since voltage B is low (grounded), the +ve supply voltage V_{cc} forward biases the Diode D_2 &

the diode D_2 conducts. Hence the o/p V_{O} is zero.
 * Diode D_1 is reverse biased, hence it does not conduct. o/p is zero (Low).

Case 2) when $A=1$ & $B=1$.

When both voltages A & B are high (+5V) both diodes get reverse biased, hence the diode D_1 & D_2 do not conduct. Thus V_{CC} appears across o/p. i.e. o/p becomes high.

Timing Diagram:







fig: timing diagram for 2 i/p AND gate.

Logic Symbol:



OR Gate:

* The o/p of an OR gate is high if any one i/p is high & more i/p's have one. The OR function can be explained by the following ckt.





fig: Electrical ckt representation of OR gate.

Inputs		o/p = Y. [Lamp]
S_1	S_2	
open	open	OFF
open	close	ON
close	open	ON
close	close	ON

The circuit consists of a battery, a lamp & 2 parallel switches S_1 & S_2 if any one of the switch is closed then the lamp glows.

The Diode circuit for 2 i/p OR gate is given by.



0 = 0V
1 = 5V.

Inputs		output
A	B	Y
0	0	0
0	1	1
1	0	1
1	1	1

2-i/p OR gate.

* if Any one of i/p is high i.e 5V. The o/p will be high.

Case i) When $A=0$ & $B=0$.

Both diodes are not conducting and hence o/p=0.

Case ii) when $A=0$ & $B=1$.

Diode D_1 does not conduct, D_2 diode will conduct. \therefore o/p y is high.


Case iii) When $A=1$ & $B=0$:

Diode D_1 conducts and diode D_2 does not conduct. \therefore o/p y is high.

Case iv) : when $A=1$ and $B=1$.

Both diodes are forward biased \therefore o/p y is high. i.e $y=5V$. [High].

The symbol for 2-i/p, 3-i/p and 4-i/p are as shown in fig.



Timing Diagram






fig: Timing diagram for two i/p OR gate.

NOT Gate:

- * A gate that performs the mathematical operation of taking the complement is called a NOT Gate.
- * A NOT circuit has a single i/p & single o/p. NOT gate can be analysed by the circuit below.



i/p	o/p.
Switch open (Low)	Lamp ON. (High)
Switch close (High)	Lamp OFF (Low).

- * When switch A is open bulb glows. \therefore current will flow through the lamp.
- * When switch A is closed, all the current flows through short circuit & bulb will be OFF.

Realization of NOT gate using transistor.

- * when A is high, transistor is turned ON & acts as a short ckt. Thus entire V_{CC} flows to ground.

\therefore o/p is Low.

- * when A = Low, transistor is turned OFF & acts as a open ckt. Thus the entire V_{CC} appears across the o/p.

\therefore o/p is High.





Fig: NOT gate using transistor.

Timing Diagram.



output of an inverter for pulse i/p.

Simplify the following Boolean Expressions.

$$\begin{aligned} 1) \quad A + AC &= A(1 + C) \\ &= A. \end{aligned}$$

$$\begin{aligned} 3) \quad A + \bar{A}B + ABC + A\bar{C} &= A(1 + BC + \bar{C}) + \bar{A}B \\ &= A \cdot 1 + \bar{A}B \\ &= A + \bar{A}B \\ &= (\bar{A} + A)(A + B) \\ &= A + B. \end{aligned}$$

$$\begin{aligned} 2) \quad A + \bar{A}B + AB\bar{C} &= A(1 + B\bar{C}) + \bar{A}B \\ &= A \cdot 1 + \bar{A}B \\ &= (\bar{A} + A)(A + B) \\ &= A + B. \end{aligned}$$

$$\begin{aligned} 4) \quad \bar{A}C + \bar{A}\bar{C} &= \bar{A}(C + \bar{C}) \\ &= \bar{A}(1) \\ &= \bar{A}. \end{aligned}$$

$$\begin{aligned}
 5) & (B+C)(\bar{B}+C) + \overline{A+B+C} \\
 & = B\bar{B} + \bar{B}C + BC + C\bar{C} + A\bar{B}C \\
 & = 0 + \bar{B}C + BC + 0 + A\bar{B}C \\
 & = \bar{B}C + C(B+A\bar{B}) \\
 & = \bar{B}C + C(B+A)(B+\bar{B}) \\
 & = \bar{B}C + C(B+A) \cdot 1 \\
 & = \bar{B}C + BC + AC.
 \end{aligned}$$

$$\begin{aligned}
 8) & AB + \bar{A} + \bar{A}\bar{B} \\
 & = AB + \bar{A} + \bar{A}\bar{B} \\
 & = AB + \bar{A} + \bar{B} \\
 & = AB + \bar{A}\bar{B} \\
 & = 1.
 \end{aligned}$$

$$\begin{aligned}
 10) & y = ab + ac + bd + cd \\
 & = a(b+c) + d(b+c) \\
 & = (b+c)(a+d) \\
 & y = (b+c)(a+d).
 \end{aligned}$$

$$\begin{aligned}
 12) & F = B(A+C) + C \\
 & = AB + BC + C \\
 & = AB + C(1+B) \\
 & = AB + C
 \end{aligned}$$

$$\begin{aligned}
 13) & F = (A+B)BC + A \\
 & = ABC + BC + A \\
 & = A(1+BC) + BC \\
 & = A + BC.
 \end{aligned}$$

$$\begin{aligned}
 6) & \overline{A+B+C} \\
 & = \overline{(A+B)} \cdot \bar{C} \\
 & = (\bar{A} + \bar{B})C \\
 & = AC + BC
 \end{aligned}$$

$$\begin{aligned}
 \Rightarrow & \overline{AB + \bar{A}\bar{B} + A} \\
 & = \overline{AB} \cdot \overline{A\bar{B}} \cdot \bar{A} \\
 & = 0.
 \end{aligned}$$

$$\begin{aligned}
 9) & y = A\bar{B} + AB \\
 & = A(\bar{B} + B) \\
 & = A.
 \end{aligned}$$

$$\begin{aligned}
 11) & y = \bar{A}\bar{B}\bar{C}D + \bar{A}\bar{B}C\bar{D} + A\bar{B}C\bar{D} \\
 & \quad + A\bar{B}\bar{C}D \\
 & = \bar{B}\bar{C}(\bar{A}\bar{D} + \bar{A}D + A\bar{D} + AD) \\
 & = \bar{B}\bar{C}[\bar{A}(\bar{D}+D) + A(\bar{D}+D)] \\
 & = \bar{B}\bar{C}[A + \bar{A}] \\
 & = \bar{B}\bar{C} \cdot 1 \\
 & = \bar{B}\bar{C}
 \end{aligned}$$

$$\begin{aligned}
 14) & F = A\bar{B}(B+C) \\
 & = A\bar{B} \cdot B + A\bar{B}C \\
 & = 0 + A\bar{B}C
 \end{aligned}$$

$$F = A\bar{B}C.$$

$$\begin{aligned}
 15) \quad F &= B [(A+B')(B+C)] \\
 &= B [AB + AC + BB' + B'C] \\
 &= AB + ABC + 0 + 0 \\
 &= AB(1+C) \\
 F &= AB
 \end{aligned}$$

$$\begin{aligned}
 17) \quad &ab + \bar{a}c + a\bar{b}c(ab+c) \\
 &= ab + \bar{a}c + a\bar{b}c \cdot ab + a\bar{b}c \cdot c \\
 &= ab + \bar{a}c + 0 + a\bar{b}c \\
 &= a(b + \bar{b}c) + \bar{a}c \\
 &= a(b + \bar{b})(b+c) + \bar{a}c \\
 &= a(b+c) + \bar{a}c \\
 &= (\bar{a}+a)(\bar{a}+b) + (\bar{c}+c)(\bar{c}+a) \\
 &= \bar{a} + b + \bar{c} + a \\
 &= 1 + b + \bar{c} \\
 &= 1.
 \end{aligned}$$

$$\begin{aligned}
 16) \quad &abc [ab + c'(bc+a)] \\
 &= abc [ab + 0] \\
 &= abc.
 \end{aligned}$$

$$\begin{aligned}
 18) \quad &[wx + wy'](x+w) + wx(x+y) \\
 &= wx + wy' + wx + wxy' + \\
 &\quad wx + wx' + wxy' \\
 &= wx(1+y'+x') + wy'(1+x) \\
 &= wx + wy' \\
 &= w(x+y').
 \end{aligned}$$

$$\begin{aligned}
 19) \quad &\bar{A}C + \bar{A}\bar{C} \\
 &= \bar{A}C + \bar{A} + \bar{C} \\
 &= \bar{A}(1+C) + \bar{C} \\
 &= \bar{A} + \bar{C}.
 \end{aligned}$$

* prove the following.

$$\text{i) } (A+C)(A+D)(B+C)(B+D) = AB+CD.$$

$$\begin{aligned}
 \text{LHS} &= (A+C)(A+D)(B+C)(B+D) \\
 &= (A+AC+AD+CD)(B+BC+BD+CD) \\
 &= AB + ABC + ABD + BCD + ABC + ABC + ABCD + ABD \\
 &\quad + ABCD + ABD + ACD + ACD + ACD + CD. \\
 &= AB + ABC + ABD + ACD + CD + ABCD. \\
 &= AB(1+C+D) + ACD + CD + ABCD. \\
 &= AB + D(1+A) + ABCD. \\
 &= AB(1+CD) + CD \\
 &= AB + CD = \text{R.H.S}
 \end{aligned}$$

Simplify the following Boolean functions to a minimum number of literals.

$$\begin{aligned}
 1) \quad f &= x + x'y \\
 &= (x + x') (x + y) \\
 &= x + xy + x'y \\
 &= x + y(x + x') \\
 f &= x + y.
 \end{aligned}$$

$$\begin{aligned}
 2) \quad f &= x'y'z + x'yz \\
 &= x'z(y' + y) \\
 &= x'z \cdot 1 \\
 &= x'z
 \end{aligned}$$

$$\begin{aligned}
 3) \quad &xyz + x'y + xyz' \\
 &= xy(z + z') + x'y \\
 &= y(x + x') \\
 &= y.
 \end{aligned}$$

$$\begin{aligned}
 4) \quad &xz + x'zy \\
 &= z(x + x'y) \\
 &= z(x + x')(x + y) \\
 &= z(x + y).
 \end{aligned}$$

$$\begin{aligned}
 5) \quad &y(wz' + wz) + xy \\
 &= wyz' + wyz + xy \\
 &= wy(z + z') + xy \\
 &= y(w + x).
 \end{aligned}$$

$$\begin{aligned}
 6) \quad &ABC + A'B'C + A'BC + ABC' + A'BC' \\
 &= BC(A + A') + A'B'(C + C') + ABC' \\
 &= BC + A'B' + ABC' \\
 &= B(C + AC') + A'B' \\
 &= B(A + C) + A'B'
 \end{aligned}$$


$$\begin{aligned}
 7) \quad &[(CCD)' + A]' + A + CD + AB \\
 &= [(\overline{CD}) \cdot \overline{A}] + A + CD + AB \quad [\text{Using De Morgan's Theorem}] \\
 &= [CDA'] + A + CD + AB \\
 &= CD(A' + 1) + A(1 + B) \\
 &= CD + A.
 \end{aligned}$$

$$\begin{aligned}
 8) \quad &a'b + a'bc' + a'bcd + a'bc'd'e \\
 &= a'b[1 + c' + cd + c'd'e] \\
 &= a'b.
 \end{aligned}$$

Exclusive NOR Gate [X-NOR]

(121)

Negative of XOR gate is XNOR gate. The XNOR o/p is low when the i/p's have odd number of 1's.



$$Y = \overline{A \oplus B}$$

$$= \overline{A\bar{B} + \bar{A}B}$$

$$= (\overline{A\bar{B}})(\overline{\bar{A}B})$$

$$= (\bar{A} + \bar{\bar{B}})(\bar{\bar{A}} + \bar{B})$$

$$= (\bar{A} + B)(A + \bar{B})$$

$$= A\bar{A} + AB + \bar{A}\bar{B} + B\bar{B}$$

$$\boxed{Y = AB + \bar{A}\bar{B}}$$

w.k.r $A \oplus B = A\bar{B} + \bar{A}B$

A	B	Y = A ⊙ B
0	0	1
0	1	0
1	0	0
1	1	1

Basic Gates :-

All boolean expressions consists of various combinations of the basic expressions OR, AND & NOT. Any expressions can be implemented using AND, OR, & NOT Gates.


UNIVERSAL GATES:

NAND & NOR Gates are called universal gates because it is possible to implement all the logic expressions using only NAND & NOR gates.


BASIC Gates Using NAND Gates

1. NOT Gate


$$Y = \bar{A}$$




2. AND Gate



3. OR Gate



4. XOR Gate : $Y = A \oplus B$




$$\begin{aligned}
 Y &= \overline{(A \cdot \bar{A}\bar{B}) \cdot (B \cdot \bar{A}B)} \\
 &= \overline{(A \cdot \bar{A}\bar{B})} + \overline{(B \cdot \bar{A}B)} \\
 &= (A \cdot \bar{A}\bar{B}) + (B \cdot \bar{A}B) \\
 &= A(\bar{A} + \bar{B}) + B(\bar{A} + B)
 \end{aligned}$$

$$\begin{aligned}
 &= \cancel{A\bar{A}} + A\bar{B} + B\bar{A} + \cancel{B\bar{B}} \\
 &= A\bar{B} + B\bar{A}
 \end{aligned}$$

$$Y = A \oplus B$$

5) XNOR Gate : $A \odot B = \overline{A \oplus B}$



we know that.

$$A \odot B = \overline{A \oplus B}$$


$$= \overline{A\bar{B} + \bar{A}B}$$

BASIC Gates Using NOR Gates


1) NOT Gate




2) AND Gate



3) OR Gate



4) XOR Gate



$$\begin{aligned}
 Y &= \overline{\overline{A + (\overline{A+B})}} + \overline{\overline{B + (\overline{A+B})}} \\
 &= \overline{\overline{A + (\overline{A+B})}} \cdot \overline{\overline{B + (\overline{A+B})}} \\
 &= \overline{A + (\overline{A+B})} \cdot \overline{B + (\overline{A+B})} \\
 &= \overline{A + (\overline{A \cdot B})} \cdot \overline{B + \overline{A \cdot B}} \\
 &= AB + \overline{A} \cdot \overline{B \cdot \overline{B}} + A \cdot \overline{A \cdot \overline{B}} + \overline{A \cdot \overline{B}}
 \end{aligned}$$


$$X = AB + \overline{A} \cdot \overline{B}$$

$$= A \odot B$$

$$X = A \odot B$$

$$X' = Y \quad \text{i.e.} \quad A \odot B = A \oplus B$$


5) XNOR Gate



Realization of XOR And XNOR using Basic Gates


1) $XOR = AB + \overline{A} \cdot \overline{B} = Y$

A	B	Y
0	0	0
0	1	1
1	0	1
1	1	0



$$\begin{aligned}
 Y &= (\overline{A+B}) (\overline{A \cdot B}) \\
 &= (\overline{A+B}) (\overline{A} + \overline{B})
 \end{aligned}$$

$$Y = \overline{A} B + A \overline{B}$$




Boolean Functions using Universal Gates

1) Using NAND gates only: To implement Boolean function using NAND gates only, it is to be brought to the sum of product (SOP) form and then apply De-morgan's theorem twice. For example, $F = AB + CD + E$ (function in SOP form).


Applying De-morgan's Law.

$$\begin{aligned} \overline{\overline{F}} &= \overline{\overline{AB + CD + E}} \\ &= \overline{\overline{AB} \cdot \overline{CD} \cdot \overline{E}} \end{aligned}$$




1) $F = (A + \overline{B})(CD + E)$

$$\begin{aligned} &= \overline{\overline{(A + \overline{B})(CD + E)}} \\ &= \overline{(\overline{A + \overline{B}}) + (\overline{CD + E})} \\ &= \overline{(\overline{A} \cdot \overline{\overline{B}}) + (\overline{CD} \cdot \overline{E})} \\ &= \overline{(\overline{A}B) + (\overline{CD}E)} \\ &= \overline{\overline{AB} \cdot \overline{CD} \cdot \overline{E}} \end{aligned}$$



2) $F = A + \overline{CD} + \overline{D}E$

$$\begin{aligned} &= \overline{\overline{A + \overline{CD} + \overline{D}E}} \\ &= \overline{\overline{A} \cdot \overline{\overline{CD}} \cdot \overline{\overline{D}E}} \end{aligned}$$




ii) Using NOR gates only:

To implement a Boolean function using NOR gates only, it is to be brought to the product of Sum (POS) form and then apply De-Morgan's theorem twice [Double complement method].

Ex: $F = (\bar{C} + D)(A + \bar{B} + \bar{C})(\bar{A} + B + \bar{D})$

$$= \overline{\overline{(\bar{C} + D)(A + \bar{B} + \bar{C})(\bar{A} + B + \bar{D})}}$$


$$= \overline{(\bar{C} + D) + (A + \bar{B} + \bar{C}) + (\bar{A} + B + \bar{D})}$$



1) $F = (\bar{C} + A)(\bar{C} + B)$

$$= \overline{\overline{(\bar{C} + A)(\bar{C} + B)}}$$

$$F = \overline{(\bar{C} + A) + (\bar{C} + B)}$$



2) $F = \bar{B}\bar{D} + \bar{A}BD + \bar{A}CD$


$$= \overline{\overline{\bar{B}\bar{D} + \bar{A}BD + \bar{A}CD}}$$

$$= \overline{\bar{B}\bar{D} \cdot \bar{A}BD \cdot \bar{A}CD}$$

$$= \overline{(\bar{B}\bar{D}) + (\bar{B}\bar{A}D) + (\bar{A}CD)}$$

$$= \overline{\bar{B}\bar{D} + \bar{B}\bar{A}D + \bar{A}CD}$$


$$F = \overline{(\bar{B} + \bar{D}) + (\bar{A} + \bar{B} + \bar{D}) + (\bar{A} + \bar{C} + \bar{D})}$$



3) $F = (\bar{C} + A)(\bar{C} + B)$

$$= \overline{\overline{(\bar{C} + A)(\bar{C} + B)}}$$

$$= \overline{(\bar{C} + A) + (\bar{C} + B)}$$



ADDERS:

Computer performs various arithmetic operations. The most basic operation is the addition of two binary digits. The simple addition consists of four possible elementary operations, namely.

$$0+0=0$$

$$0+1=1$$

$$1+0=1$$

$$1+1=10$$

$$\begin{array}{r} 1 \\ 1 \\ \hline 10 \leftarrow \text{Sum} \\ \uparrow \\ \text{Carry.} \end{array}$$

- * The first three operations produce a sum whose length is one-digit but when the last operation is performed, sum is two digits.
- * The higher significant bit of this result is called a carry, & lower significant bit is called Sum.

HALF ADDER

It is a logic ckt which performs the addition of two bits & adds two binary numbers bit by bit giving the sum and possibly a carry.

The symbol for half adder is as shown in fig below.



fig: Symbol of half adder.

Truth-table:

A	B	S	Carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

From the truth table:

$$\text{Sum} = \bar{A}B + A\bar{B}$$

$$\text{Carry} = AB$$






fig: Logic CKT for H.A.

Implementation of Half adder using basic gates



Realization of Half adder using only NAND Gates



Limitations of Half Adder

- * In multidigit addition we have to add two bits along with the carry of previous digit addition. So such addition requires addition of three bits. This is not possible with half adder. Hence half adder are not used in practice.

FULL ADDER

In the full adder, three bits can be added at a time. The 3rd bit is a carry from the previous lower significant position. Thus Full adder is a combinational logic ckt. that performs the arithmetic sum of three ip bits.

The three ip bits are A, B, and C_{in}, and it has 2 outputs. Sum and Carry. The third ip C_{in}, represents the carry from the previous lower significant bit. The symbol for Full adder is as shown in fig.



fig. Symbol for FA.

Truth Table.

A	B	C _{in}	S	C _{out}
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

From the truth table:

$$\begin{aligned}
 \text{Sum} &= \bar{A}\bar{B}C_{in} + \bar{A}B\bar{C}_{in} + A\bar{B}\bar{C}_{in} + ABC_{in} \\
 &= \bar{C}_{in}(\bar{A}B + A\bar{B}) + C_{in}[A\bar{B} + \bar{A}B] \\
 &= \bar{C}_{in}(A \oplus B) + C_{in}[A \odot B]
 \end{aligned}$$

let $A \oplus B = x$

$\therefore A \odot B = \bar{x}$

$$= \bar{C}_in X + C_in \bar{X}$$

$$= C_in \oplus X.$$

$$\therefore \text{Sum} = C_in \oplus A \oplus B.$$

$$C_{out} = \bar{A}B C_{in} + A\bar{B} C_{in} + AB\bar{C}_{in} + ABC_{in}$$

$$= \bar{A}B C_{in} + A\bar{B} C_{in} + AB[\bar{C}_{in} + C_{in}]$$

$$= \bar{A}B C_{in} + A\bar{B} C_{in} + AB.$$

$$= \bar{A}B C_{in} + A(\bar{B} C_{in} + B)$$

$$= \bar{A}B C_{in} + A(B + C_{in})$$

$$= \bar{A}B C_{in} + AB + A C_{in}$$

$$= B(\bar{A} C_{in} + A) + A C_{in}$$

$$= B(A + C_{in}) + A C_{in}$$

$$C_{out} = AB + A C_{in} + B C_{in}$$




fig: logic ckt using Basic gates.

Full adder can also be implemented by using two half adders & one OR gate as shown in figure below. The sum expression remains same but Cout expression can be simplified further.



fig: Symbol of full adder using 2 Half adders.

$$\text{Sum} = A \oplus C_{in} \oplus B.$$

$$C_{out} = \bar{A}B C_{in} + A\bar{B} C_{in} + AB\bar{C}_{in} + ABC_{in}$$

$$= AB[\bar{C}_{in} + C_{in}] + C_{in}[\bar{A}B + AB]$$

$$= AB + C_{in}(A \oplus B).$$




fig: Logic diagram of full adder using two Half Adders.

PARALLEL ADDER.

We know that by using one full adder we can add twoⁿ one bit & an i/p carry bit. The addition of multibit numbers can be accomplished by using several full adder.

The circuit which performs multibit addition simultaneously is called parallel Binary Adder. A N-bit parallel adder can be constructed using N- number of full adder circuits connected in parallel.




fig: Block diagram of n-bit parallel adder.

In the above figure, the carry o/p of each adder is connected to the carry i/p of the next-higher order adder.

It should be noted that either a half adder, can be used for least significant position of the carry i/p of a full adder is made '0' because there is no carry into the least significant bit position.

The sum of A_0 & B_0 and the carry is one of the three i/p to 1st full adder. Next with A_1 & B_1 are the i/p's to the 2nd full adder & so on is the carryout of the 1st full adder i.e. The carryout of the 1st full adder is fed as carry into the next full adder and so on.

MULTIPLIER. [MUX]

Multiplexer is also called as MUX. It is a logic ckt that accepts several inputs and allows only one of them to go through the output at a time. It is also called as Data selector

The Select lines determines which input is connected to the output, and also increases the amount of data that can be sent over a network within a certain time. The symbol for mux is as shown in figure below.




fig: Symbol for MUX.

The relation b/w the number of i/p lines & data lines to select lines is given by.


$$2^m = n$$

Where $m = \underline{\text{no of select lines}}$
 $n = \underline{\text{no of Data lines}}$

\therefore For 8:1 MUX: $n = 8$ $\therefore 2^m = 8$
 $2^m = 2^3 \Rightarrow \boxed{m=3}$

for 4:1 MUX: $n = 4$ $\therefore 2^m = 4$
 $2^2 = 4 \Rightarrow \boxed{m=2}$

Implementation of 8:1 MUX



Select lines			output
S ₂	S ₁	S ₀	y
0	0	0	D ₀
0	0	1	D ₁
0	1	0	D ₂
0	1	1	D ₃
1	0	0	D ₄
1	0	1	D ₅
1	1	0	D ₆
1	1	1	D ₇

fig: 8:1 Multiplexer symbol.

∴ From the truth table,

$$Y = \bar{S}_2 \bar{S}_1 \bar{S}_0 D_0 + \bar{S}_2 \bar{S}_1 S_0 D_1 + \bar{S}_2 S_1 \bar{S}_0 D_2 + \bar{S}_2 S_1 S_0 D_3 + S_2 \bar{S}_1 \bar{S}_0 D_4 + S_2 \bar{S}_1 S_0 D_5 + S_2 S_1 \bar{S}_0 D_6 + S_2 S_1 S_0 D_7.$$




fig: Implementation of 8:1 MUX.

The fig above shows the block diagram symbol and implementation of 8:1 MUX, which connects eight 3-bit inputs to a common destination. Lines D_0 to D_7 are the Data Input lines and Y is the output line. Lines S_2, S_1, S_0 are the select lines, which interpreted as 3-bit binary choose one of the data line to be 0/1 on the Y .

8:1 MUX requires 8 AND gates and a OR gate and 3 select lines.

Advantages of Multiplexer.

- 1) Reduces the number of wires.
- 2) Reduces the circuit complexity and cost.

Applications of Multiplexers.

- 1) Computer memory: Mux are used in computer memory to maintain a huge amount of memory in the computers and also to reduce the number of copper lines, required to connect the memory.
- 2) Telephone netw: In the telephone networks, multiple audio signals are integrated on a single line of transmission with the help of a multiplexer.
- 3) Transmission from the computer slm of a satellite:


Multiplexer is used to transmit the data signals from computer slm of a spacecraft & a satellite to the ground slm by using a GSM satellite.

Ex 1) Implement 2:1 MUX and Explain.

Given number of i/p's = 2. i.e n=2.

∴ Number of select lines, m=1.

The block diagram is,



Select line	o/p.
S_0	Y
0	D_0
1	D_1

$$\therefore Y = \bar{S}_0 D_0 + S_0 D_1$$




fig: Logic diagram.

When $S_0 = 0$, AND gate ① is activated & enabled and gate ② is disabled. ∴ $Y = D_0$.


When $S_0 = 1$, AND gate ② is enabled and gate ① is disabled. ∴ $Y = D_1$.

2) Implement 4:1 MUX

Given number of i/p's = 4 i.e n=4.

Number of select lines $m=2$.

The block diagram is



S_1	S_0	Y
0	0	D_0
0	1	D_1
1	0	D_2
1	1	D_3

$$Y = \bar{S}_1 \bar{S}_0 D_0 + \bar{S}_1 S_0 D_1 + S_1 \bar{S}_0 D_2 + S_1 S_0 D_3$$





fig: Implementation of 4:1 MUX.

DECODER.

A Decoder is a combinational ckt that has n -inputs and 2^n outputs. only one output is activated for each one of the possible combination of input.

The Truth table and logic diagram of a 3x8 decoder is as shown in fig below.



From the Truth table,

$D_0 = \bar{A}\bar{B}\bar{C}$	$D_3 = \bar{A}BC$	$D_6 = ABC\bar{C}$
$D_1 = \bar{A}\bar{B}C$	$D_4 = A\bar{B}\bar{C}$	$D_7 = ABC$
$D_2 = \bar{A}B\bar{C}$	$D_5 = A\bar{B}C$	




Fig: Implementation of 3:8 Decoder

The circuit works only when Enable pin is high. A, B & C are different inputs and D_0 to D_7 are eight outputs. When enable input is 1 [$E=1$] and one of dp is active for given input. If it is $A=1, B=1$ and $C=1$ the output is 1 at D_7 rest of the outputs are zero. Only one AND gate will be active for that particular combination of inputs. and rest all of the AND gates will be disabled.

Applications:

Decoder are widely used in memory plan of the computer, where they respond to the address code input from the central processor, to activate the memory storage location specified by address code.

FLIP FLOPS.


Digital circuits can be classified into either combinational circuits & Sequential circuits.

Combinational Circuits: In this type of circuits the o/p of the circuit depends only on the present input. And there is no influence of previous output on the present output.

ex: All the Basic gates, Address, Comparators, Mux, Decoder

Sequential Circuits: In this type of circuits the o/p of the circuit depends not only on the present i/p but also on the previous o/p. i.e It has a memory to store the past outputs.

ex: Timers, counters,



Registers.

Sequential circuits are made up of Flipflops & Latches.

Flipflop: Flipflop is a sequential ckt. and is a bistable element, which has one or more inputs and two o/p's and a clock input. It has a memory memory. Its output has two stable states i.e Logic '1' and Logic '0' hence it is called Bistable element.

Flipflop requires a clock signal to be applied at its o/p for operation.




fig: Logic symbol of flipflop.

Types of Flipflops:

- 1) SR Flipflop [Set-Reset flipflop].
- 2) JK flipflop [Jack Kilby flipflop]
- 3) D-Flipflop [Data flipflop]
- 4) T-Flipflop [Toggle flipflop].
- 5) Master slave flipflop.

Applications of Flipflops.

- 1) It can be used as a memory element
- 2) It can be used as delay element
- 3) It can be used as building blocks of counters & Registers.
- 4) In RAM [Random Access Memory]
- 5) For Frequency Division.

Clock Signal:

clock signal is a square pulse with 50% duty cycle. The flipflop changes the o/p's either at the leading edge of the clock signal & falling edge of the clock signal.



fig: clock signal.

Leading edge: The state at which the clock is changing from low to high state i.e from 0 to 1

Falling edge: The state at which the clock is changing from high to low i.e from '1' to '0'

$$\text{Clock frequency} = \frac{1}{\text{Time period}}$$

SR LATCH


Latch is a building block of the flipflop. The simplest type of latch is SR latch. SR latch can store two stable states. It has two inputs (SET) S & (RESET) R, and 2 outputs, Q and \bar{Q} . The two outputs are complement to each other.

The figure below shows the block symbol of the logic symbol for SR latch. The SR latch can be easily implemented using NAND gates or NOR gates.




fig: logic symbol for SR latch.

NAND Gate Latch: The NAND latch is constructed using cross coupled NAND gates as shown in fig.



S	R	Q	\bar{Q}	state
0	0	?	?	NOT used
0	1	1	0	SET
1	0	0	1	RESET
1	1	Q	\bar{Q}	NO change

NOR Gate Latch: The NOR gate Latch is constructed using cross coupled NOR gates as shown in fig.



S	R	Q	Q̄	State
0	0	Q	Q̄	No change
0	1	0	1	RESET
1	0	1	0	SET
1	1	?	?	Invalid.

Triggering methods for Flipflops

- 1) Enable
- 2) +ve edge trigger
- 3) -ve edge trigger.

Gated SR Flipflop:

Two inverters are connected with SR latch which gives SR flipflop as shown in figure. The gated SR flipflop is a modified form of a SR latch. It is sensitive to inputs only when an enable input is active such flipflop is shown below.




fig: Logic symbol.




fig: SR flipflop with Enable

The circuit analysis and the truth table, the timing diagram for an gated SR flipflop is as shown below.

EN	S	R	present state Q_n	Q_{n+1}	State.
1	0	0	0	0	No change
1	0	0	1	1	
1	0	1	0	0	RESET
1	0	1	1	0	
1	1	0	0	1	SET
1	1	0	1	1	
1	1	1	0	X	Intermediate.
1	1	1	1	X	
0	X	X	0	0	No change.
0	X	X	1	1	


$Q_n \rightarrow$ present state [Assumption].

$Q_{n+1} \rightarrow$ Next state.

Truth table:

E	S	R	Q	\bar{Q}	
1	0	0	Q	\bar{Q}	No change.
1	0	1	0	1	Reset
1	1	0	1	0	Set
1	1	1	X	X	Intermediate
0	X	X	Q	\bar{Q}	No change

Timing Diagram



Positive Edge triggered SR-Flipflop.

In positive edge triggered flipflops the clock samples the input line at positive edge of the clock pulse. The state of the o/p of the flipflop is set or reset depending upon the state of input only at

positive edge of the clock. This state of the output remains for the one clock cycle, and the clock again samples the input line on the next positive edge of the clock.




fig: Logic Symbol.




fig: Flip Flop using NAND.

The above figure shows the logic symbol for clocked RS Flipflop and the clk using NAND. The circuit is similar to gated SR flipflop except enable signal is replaced by clock pulse, followed positive edge detector clk. The edge detector clk is a differentiator. The circuit output responds to S & R inputs only - at +ve edges of clock pulses.

CP	S	R	Q _n	Q _{n+1}	State
↑	0	0	0	0	No change
↑	0	0	1	1	
↑	0	1	0	0	RESET
↑	0	1	1	0	
↑	1	0	0	1	SET
↑	1	0	1	1	
↑	1	1	0	X	Intermediate
↑	1	1	1	X	
0	X	X	0	0	No change
0	X	X	1	1	




fig: Timing diagram

Negative Edge triggered SR Flipflop.

The figure below shows the logic symbol and circuit for negative edge triggered SR flipflop. The circuit is similar to SR flipflop except enable signal is replaced by clock pulse, followed by negative edge detector ckt.



fig: Logic symbol.





fig: ckt symbol for -ve edge triggered RS F.F.

Cp	S	R	Q_n	Q_{n+1}	State
↓	0	0	0	0	No change
↓	0	0	1	1	
↓	0	1	0	0	Reset
↓	0	1	1	0	
↓	1	0	0	1	Set
↓	1	0	1	1	
↓	1	1	0	X	Intermediate
↓	1	1	1	X	



Timing Diagram

Case 1) when $S=0$, $R=1$, Cp is applied the o/p will not change

Case 2) when $S=0$, $R=1$, Cp is applied the o/p $Q_{n+1}=0$.

Case 3) When $S=1, R=0$ cp is applied. The output state will be Reset state i.e $Q_{n+1} = 1$.

Case 4) When $S=1, R=1$ cp is applied. The output state is indeterminate & undefined.

J-K Flip Flop [Jack Kilby Flipflop]

The SR flipflop circuit suffers from basic switching problems. i.e for $S=1$ & $R=1$ the output will go to the indeterminate state. To overcome these fundamental design problem with the SR flipflop The JK flipflop was developed.

The JK flipflop was invented by Jack Kilby. The JK flipflops has three inputs J, K and clk. The clk symbol and the truth table is given below.




fig: Logic Symbol.




fig: JK Flipflop.

The JK flipflop is basically an SR flipflop with feedback which enables only one of its two input terminals. Either SET & RESET to be active at any one time thereby eliminating the invalid condition of the SR flipflop.

When both J & K inputs are at logic '1' at the same time and the clock input is pulsed "High", the CLK will go toggle. from SET state to RESET state & vice-versa. This results in JK.

1) $J=K=0$: There is no change in the O/p.

2) $J=1 ; K=0$: when $J=1, K=0 \Rightarrow$ with $Q=0 \Rightarrow S=1 \& R=0$ - According to the truth table of SR flipflop it is in set state and Q will be equal to 1.


and with $Q=1, S=0 \& R=0$. Then there is no change in o/p hence $Q=1 \& \bar{Q}=0$.

3) $J=0 ; K=1 \Rightarrow S=0 \& R=1$. The output will go to RESET state

4) $J=1 ; K=1 \Rightarrow$ when $J=1, K=1$ with $Q=0, \bar{Q}=1, S=1$ and $R=0$. From the truth table of SR flipflop is at SET state and output $Q=1$

when $J=1 \& K=1$ with $Q=1, S=0 \& R=1$ from the truth table of SR flipflop is reset state and $Q=0$.

CLK	J	K	Q_{n+1}	\bar{Q}_{n+1}
↑	0	0	Q_n	\bar{Q}_n
↑	0	1	0	1
↑	1	0	1	0
↑	1	1	\bar{Q}_n	Q_n



Race around condition:

The output toggles [i.e o/p changes from 0 to 1 or 1 to 0] in JK flipflop without any change in the i/p the output changes and value of Q is uncertain. This condition is called Race around condition. This exists when clock on period (t_p) is higher than the propagation delay (Δt) by making $t_p < \Delta t$. we can overcome race around condition.

Master slave JK Flipflop

Master slave JK FF is a cascade of two SR flipflops with feedback from output of second to i/p of first. Master is a positive level triggered. But due to the presence of the inverter in the clock line the slave will respond to the negative level. Hence when clock=1 [positive level] the master is active and the slave is inactive, whereas when clock=0 (low level) the slave is active and master is inactive. The below figure shows the symbol of Master slave JK flip flop.

Truth Table

clk	J	K	Q_{n+1}	\bar{Q}_{n+1}
1	0	0	Q_n	\bar{Q}_n
1	0	1	0	1
1	1	0	1	0
1	1	1	\bar{Q}_n	Q_n




fig: Symbol.





fig: Master slave JK flipflop.

Data Flipflop [D-flipflop].

This flipflop is obtained from JK flip flop by incorporating an inverter so that the K & J ip becomes complement of each other. hence $J=K=1$ is eliminated.


Truth table



clk	D	Q	\bar{Q}
0	X	Q	\bar{Q}
1	1	1	0
1	0	0	1

T-Flipflop [Toggle flipflop].

It is obtained from JK flipflop by connecting J & K inputs together. This type of FF acts as a Toggle switch.



clk	T	Q	\bar{Q}
0	X	Q	\bar{Q}
1	0	Q	\bar{Q}
1	1	\bar{Q}	Q

Shift Registers

The shift register is also one of sequential logic circuit that can be used for the storage or the transfer of binary data. These are made up of flipflops which are connected in such a way that the output of the one flipflop could serve as the input to the other. depending on the type of the shift registers created.

These are commonly used inside the calculators & computers to store data such as two binary numbers, & to convert the data from either a serial to parallel & parallel to serial format.

The individual data latch that make up a single shift register are all driven by a common clock signal making them synchronous devices.

Shift Registers are of Four types

- 1) Serial In Serial out [SISO]
- 2) Serial In Parallel out [SIPO]
- 3) Parallel In Parallel out [PIPO]
- 4) Parallel In Serial out [PISO]

Serial In Serial out [SISO].

The input to this register is given in serial fashion i.e. one bit after the other through a single data line and the output is collected serially. The data can be shifted only left or shifted right. Hence it is called Serial In Serial out shift register. A 4-bit SISO register consists of 4 flipflops as shown

in fig.




fig: 4 bit Shift Register.

In this, when clock signal is applied and the serial data is given, only one bit is available at output at a time in the order of i/p data.

The use of SISO is to act as temporary data storage device. But the main use of a SISO is to act as a delay element.

Ex: Let 4 bit data is 1011.

clk	Data	Q_3	Q_2	Q_1	Q_0
(b) Initially	1	0	0	0	0
1	1	1	0	0	0
2	0	1	1	0	0
3	1	0	1	1	0
4	1	1	0	1	1

Initially register will be cleared with $Q_3 Q_2 Q_1 Q_0 = 0000$ when LSB is loaded at D with 1. This will give the o/p only after the first clock pulse $Q_3 = 1$. Then load $D = 1$, then after the

second clk pulse $Q_3 = 1$ and $Q_2 = 1$. when $D = 0$ then after third clock pulse $Q_3 = 0$, $Q_2 = 1$ and $Q_1 = 1$ when $D = 1$, then after the 4th clock pulse $Q_3 = 1$, $Q_2 = 0$, $Q_1 = 1$ and $Q_0 = 1$.

⇒ Serial In parallel out: The register is loaded with serial data one bit by bit & bit at a time with

the stored data being available at o/p in parallel form.




Fig: Serial in parallel out.

clk	D	Q ₃	Q ₂	Q ₁	Q ₀
0	0	0	0	0	0
1	1	0	0	0	0
2	0	1	0	0	0
3	1	0	1	0	0
4	0	1	0	1	0

Let D = 1010.

⇒ Parallel In Parallel Out [PIPO]




Fig: PIPO Shift Register.

The data is loaded simultaneously into the registers and transferred together to their respective outputs by the same clock pulse.

4) Parallel In Serial out.

The parallel data is loaded into the register simultaneously and shifted out of the register serially one bit at a time under clock control.




Fig: PISO Shift Register

It has two modes one load mode and shift mode. $\overline{\text{Load}}$ is a active low signal. $\text{Load} = 0$. Load will be activated and data will be loaded into flipflops. when $\text{Shift} = 1$, $\overline{\text{Load}} = 0$. then it will shift operation to send data serially out.

COUNTERS

A Binary counter is a set of flip flops whose states changes in response to pulse applied at the input of it. The flipflops are inter connected such that their combined state at any time is the binary equivalent of the total number of pulse applied to it. \therefore Counter is used to count pulses.

There are two types of counters

1) Asynchronous: In this, the o/p of the one flipflop will act as clk for the other. i.e there is no common clock. It is also called ripple counter.

Q) Synchronous Counter: There is a common clock blw all the Flipflops. All the flipflops start working with same clock.

3-bit Ripple Counter / Asynchronous Counter.





Fig: 3-bit ripple counter [mod 8 counter]

The counter is initially is reset to $Q_0 Q_1 Q_2 = 000$. when the first clock pulse is applied FF₀ toggles at the negative edge of this pulse. $\therefore Q_0$ goes from Low to high. This becomes positive going edge at the \uparrow of FF₁ so FF₁ is not affected. Thus the state of the counter after first clock pulse is $Q_0 Q_1 Q_2 = 100$.

As the negative edge of the second clock pulse FF₀ toggles so Q_0 change from high to Low. This process repeats.



CLK	Q_2	Q_1	Q_0
0	0	0	0
1	0	0	1
2	0	1	0
3	0	1	1
4	1	0	0
5	1	0	1
6	1	1	0
7	1	1	1
8	0	0	0

Communication Systems.

MAMTA

module-5

Communication is the process of transferring information meaningfully from one point to another in an electronic means. Meaningful information may be in the form of voice, text, picture & a combination of these.

A communication system involves the following stages.

- 1) Coding, processing and storing of information.
- 2) Transmission with further processing and filtering of noise & unwanted information.
- 3) Reception of information.

Elements of Communication Systems

A communication system is an integration of various equipment needed for the process of communication. The figure below shows the block diagram of general communication system.




fig: Block diagram of a communication system.

Information Source: The main aim of the communication system is to convey a message called information. This message originates from an information source. The message may be audio, video, text, image etc.

Transmitter: It processes the input message signal to

make it suitable for sending it over the channel.

This operation is termed as modulation. The transmitter consists of transducer and the modulator. Transducer is to convert the signal into electrical signal.

Channel: It is the physical medium or path that connects the transmitter and receiver. This may be pair of wires such as telephone wires or free space. There are 2 types of channels.

1) wired channel: co-axial cable, optical fibre cable etc

2) wireless channel: free space, microwave, wireless links etc

Wired channel is also called line communication.

Wireless channel is also called Radio communication.

Noise: Noise is an unwanted signal that gets added to the message signal during transmission over the channel. It is random in nature and has its greatest effect when the message signal is the weakest. It is not possible to completely eliminate the noise but we can reduce the effect of noise.

Receiver: The receiver processes the signal and makes an estimate of the actual message that is transmitted. It is a process called demodulation, which is the reverse of modulation and extraction of the information superimposed on the carrier wave. The receiver in addition to demodulation also performs amplification and filtering.

Modulation:

It is a process in which some characteristics or properties or parameters of high frequency sine wave called carrier wave is varied in accordance with the instantaneous value of the message signal called the modulating signal or baseband signal.

A sine wave carrier which is a high frequency signal, is represented as

$$v_c = V_c \sin(\omega_c t + \phi)$$

Where, v_c = the instantaneous value of the carrier

V_c = the peak or the maximum amplitude of the carrier wave

ω_c = the angular frequency of the carrier

ϕ = the phase angle of the carrier

The characteristics of carrier wave are amplitude, frequency, phase. Accordingly we have three types of modulation.

1) Amplitude modulation

2) Frequency modulation

3) phase modulation

Need for Modulation in Communication System

The direct transmission of the message signal such as voice, video or binary data, results in interference problem when transmission distance is too large i.e. The low frequency signals can't be travel for long

distance. If we transmit for a longer distance they get attenuated. To carry out reliable long radio communication, it is necessary to modulate signal because of the following reasons.

1) To reduce the height of antenna

The minimum height of the antenna required for the efficient transmission is

$$h = \frac{\lambda}{4}$$

We know that $\lambda = \frac{c}{f} \therefore c = f\lambda$

$$\therefore h = \frac{c}{4f}$$

where, $\lambda =$ wavelength
 $f =$ frequency of the signal
 $c =$ speed of electromagnetic wave
 $3 \times 10^8 \text{ m/s}$

ex: ① To transmit a signal of frequency, $f = 20 \text{ kHz}$.

$$h = \frac{3 \times 10^8}{4 \times 20 \times 10^3} = 3.75 \text{ km.}$$

② To transmit a signal of frequency, $f = 20 \text{ MHz}$.

$$h = \frac{3 \times 10^8}{4 \times 20 \times 10^6} = 3.75 \text{ m.}$$

Here height of the antenna is inversely proportional to frequency of the signal. therefore the frequency can be changed by modulation hence the height of the antenna

2) To Avoid mixing of signals.

The frequency range of audio wave is b/w $20 \text{ Hz} - 20 \text{ kHz}$. If there are several stations operating

③

at same frequency range then different stations will be mixed up.

3) To increase the range of communication.

At low frequency, the radiation is very poor and signals get highly attenuated. So, message signals cannot be transmitted over a long distance hence modulation is used.

4) To allow multiplexing of signals.

The technique of transmitting more signals simultaneously on a single channel using a different frequency range by a process of modulation is known as frequency division multiplexing [FDM] ex: FM.

5) To allow adjustments in Bandwidth

The Bandwidth of the modulating signal can't be varied in the original signal because of noise. So, proper control of bandwidth is done in modulating signal.

6) To improve the quality of Reception.

If the carrier frequency range is high then the signals are transmitted properly to receiver. The modulation techniques such as (FM/PCM) frequency modulation and pulse code modulation reduce the effect of noise to a great extent.